AD-A104 888	AN IPSS-B	COLUMBUS LABS ASED MODEL-BUI D BROWNSMITH	ILDING M	ETHODOLO RSON	OGY FOR	RANKI	NG AND	F/G EVALUA	9/2 ETC(U)
UNCLASSIFIED	001 79 0	D BROWNSHITTI						NL		
ADA 104 888										
			ا عند ا							

£



AIRMICS FINAL REPORT*



An IPSS-Based Model-Building Methodology for Ranking and Evaluating Computer Hardware/Software Systems

By

Joseph D. Brownsmith, Ph.D.


Database Systems Research and Development Center
Department of Computer and Information Sciences
University of Florida
Gainesville, Florida 32611

John S. Carson II, Ph.D.
School of Industrial and Systems Engineering
Georgia Institute of Technology
Atlanta, Georgia 30332

William H. Hochstettler III, M.S.

Department of Computer and Information Science
The Ohio State University
Columbus, Ohio 43210


15 October 1979



* This research was performed for AIRMICS through the United States Army Research Office with the financial support of the Battelle Scientific Services Program-D.O. 1271

Equational for public relations

祖世



An IPSS-Based Model-Building Methodology for Ranking and Evaluating Computer Hardware/Software Systems

Ву

Joseph D. Brownsmith

Database Systems Research and Development Center


Department of Computer and Information Sciences

University of Florida

Gainesville, Florida 32611

John S. Carson II, Ph.D.
School of Industrial and Systems Engineering
Georgia Institute of Technology
Atlanta, Georgia 30332

William H./Hochstettler III/ M.S.
Department of Computer and Information Science
The Ohio State University
Columbus, Ohio 43210



13/1/1

This research was performed for AIRMICS through the United States Army Research Office with the financial support of the Battelle Scientific Services Program - D.O. 1271.

The views, opinions, and/or findings contained in this report are those of the authors and should not be construed as an official Department of the Army position, policy, or decision, unless so designated by other documentation.

Executive Summary

The objective of this research was to design and implement of model building methodology for simulating U/S. Army computer hardware/software systems. Computer systems are characterized in terms of file parameters, hardware specification, and software use of files. These descriptions reside in a model library and are the building blocks in the model synthesis process. The Information Processing System Simulator (IPSS) language was used to encode these descriptions and to represent the sequence of computer activities for application program processing (e.g., job scheduling, buffer management, channel program).

Simulation models were written for an IBM 360 Model 30 computer and a Honeywell Level 6 minicomputer. A subset of the U.S. Army Standard Installation/Division Personnel System (SIDPERS) provided a common loading for both systems. Data was collected on an operational IBM 360/30 and the IPSS model was validated. The statistical results, derived from IPSS, indicate resource utilization (for both hardware and software resources), elapsed time, and queueing. Our results project that an eight hour execution of SIDPERS on the IBM 360/30 would execute in approximately two and one-half hours on the Honeywell machine. Models of several hardware variations were prepared in order to demonstrate responsiveness capabilities of the methodology. A manpower analysis is provided for guidance in estimating future work.

ACKNOWLEGMENTS

The Authors would like to acknowledgment the able project administration and support of Mr. James Gantt and Mr. Allan Curry of AIRMICS. We also thank CPT Paul A. White and 1LT Robert H. Fleming of Quality Assurance, USACSC, for providing data and other information, and for making valuable suggestions on the content and presentation of this final report. In addition, MAJ Schuler, SP5 Sweatman, and SGT Huerd of the Fort Stewart Division Data Center provided us with much valuable operating data and SIDPERS data, and allowed us to observe a SIDPERS run. Mr. Dixie Tompkins, of the Management Information Systems Office, FORSCOM, Fort MacPherson, also provided us with data, manuals and other valuable information about SIDPERS software and files. Finally, we deeply appreciate the work and dedication of Mr. Bruce E. Wilhite, an undergraduate student at the University of Florida, who installed and maintained IPSS and provided computer support during the project.

TABLE OF CONTENTS

EXE	CUTIVE SUMMARY	Page i
ACKI	NOWLEDGMENTS	ii
LIST	OF TABLES	ν
LIST	OF FIGURES	vi
1.	INTRODUCTION	1
	1.1 Summary of Research Activities1.2 Summary of Results	
2.	BACKGROUND	6
	2.1 Background to the Project2.2 Approach to Modeling and Validation	
3.	THE IPSS APPLICATION PROCESSING SYSTEM METHODOLOGY (IAPS)	12
	 3.1 The IAPS Modeling Perspective 3.2 The IAPS Modeling Approach: The User's Role 3.3 The IAPS Modeler View of Computer Hardware/ Software Systems 3.4 The IAPS Simulator View 	
4.	MODELING SIDPERS USING IAPS	36
	4.1 Selection of a SIDPERS Subset 4.2 Modeling the SIDPERS Subset	
5.	MODELING TWO COMPUTER HARDWARE ARCHITECTURES USING IAPS	44
	5.1 IPSS Hardware Characterization5.2 Architectural Variations	
6.	OVERVIEW OF IAPS MODEL STRUCTURE AND EXECUTION	55
7.	ANALYSIS OF RESULTS OF THE TAPS SIMULATIONS	62
g	SIMMARY OF PROJECT ACTIVITIES	74

Table of Contents continued.

9. SU		ge 80
LIST	OF REFERENCES	89
APPEN	DICES	91
В. С.	An Overview of the Informaton Processing System Simulator (IPSS) IAPS Source Code SIDPERS PlA Through PlG Processing Characteristics	
D.	Examples of IAPS Input Tables	
Ε.	The Model Library	
	Guide to Preparing IAPS Input	
G.	GRASP Accounting Data	

LIST OF TABLES

Table		Page
3-1.	Modeling Activities	17
3-2.	Modeler Checklist for Computer System Hardware	25
3-3.	IPSS Data Required to Model I/O Devices	26
4-1.	Sources of System Data	39
4-2.	2 August 1979 Ft. Stewart Record Processing for Programs PlA Through PlG	40
4-3.	SIDPERS Basic Cycle, 2 August 1979, Ft. Stewart (Extracted from GRASP Accounting Reports)	43
5-1.	Direct Access Storage Devices	47
5-2.	Magnetic Tape Units	48
5-3.	Hardware Differences	51
5-4.	Performance Characteristics of Alternate Hardware Architectures Relative to Model Al (Standard 360 Model 30)	54
6-1.	Index to Modeled SIDPERS Processes	59
7-1.	Validation Results	65
7-2.	Simulation Elapsed Time Per Job Step (minutes: seconds)	67
7-3.	System Comparison	68
7-4.	Simulation Elapsed Time Per Job Step	72
8-1.	Breakdown of Project Activities	7.5
8-2.	Manpower Analysis and Projection	77
C-1.	File Characteristics for Programs PlA Through PlG .	137
G-1.	GRASP Accounting Data	161

LIST OF FIGURES

Figur	<u>e</u>	Page
3-1.	Overview of the IAPS Methodology	14
3-2.	User's Role in the IAPS Methodology	18
3-3.	User's View of IAPS Model Synthesis and Execution .	20
3-4.	Example of Interactive Model Synthesis	21
3-5.	User's View of IAPS - Proposed	22
3-6.	Modeler's Role in the IAPS Methodology	23
3-7.	An Example of the Application File Table	23
3-8.	An Example of the Application Processing Table	29
3-9.	An Example of the System File Table	32
3-10	Overview of the Service Hierarchy in the IPSS Model. The Simulator's View of the IAPS Methodology	- 33
3-11	IPSS Program Control and Data Interfaces - The IPSS Analyst View of IPSS (DEL78a)	35
5-1.	Typical CS ₃ Hardware Configuration	45
5-2.	Honeywell Level 6 Architecture - DAS $_3$	46
6-1.	Simulator Overview of the IAPS Service Hierarchy	57
6-2.	Summary of Models Synthesized for Evaluation of Alternate Hardware Configurations	58
A-1.	The IPSS Methodology	93
B-1.	An Example of IAPS Source Code	105
C-1.	PlA File Identification	133
C-2.	PlB File Identification	134
C-3.	PIC File Identification	135
C-4.	PIG File Identification	136

List of Figures Continued.

Figur	<u>e</u>	Page
D-1.	Explanation of Headings in Figures D-2 and D-3	140
D-2.	Application File Table for SIDPERS	141
D-3.	System File Table for SIDPERS	142
D-4.	Application Processing Table for SIDPERS (Jobsteps PlA and PlB)	143

1. INTRODUCTION

This report is in response to the Laboratory Research Coope.ative Program Statement of Work TCN: 79-245, which required the services of three research scientists on a short-term project to develop simulation models of computer systems. The objective of this research was to produce a model building methodology using the Information Processing System Simulator (IPSS) to develop a ranking and evaluation procedure for computer hardware/software systems. Five specific tasks were identified:

- Using IPSS, specify, design, build, test, validate, verify and document a model of an existing Army computer hardware/ software system (such as the U.S. Army Base Operations System (BASOPS) implemented on IBM 360/40 equipment).
- 2. Using IPSS, specify, design, build, test, validate, verify and document a model of an advanced Army computer hardware/ software system (such as a minicomputer data base oriented system).
- 3. Specify and collect data needed to build the models of computer hardware/software systems specified in 1 and 2 above.
- 4. Develop measures to allow for the ranking and evaluation of computer hardware/software systems. Factors should include, but not be limited to, growth rate, workload, software, variance in configurations, and new applications.
- 5. Arrange for and provide computer support services, to include computer time, disk storage, and IPSS software support.

This final report to AIRMICS reflects the background activity, purpose, procedures, documentation, and summary of work performed under each of the above tasks.

Tasks 1, 2, 3 and 5 have been completed in full; we could not complete task 4 due to lack of time. As the Army is considering replacement of certain of its computer systems, we did consider, relative to task 4, measures for evaluating computer systems when the major factor is variance in hardware configurations.

1.1 SUMMARY OF RESEARCH ACTIVITIES

The primary objective of this project was accomplished by designing, building, testing, verifying, and validating two basic models of Army computer systems. The first model was of an existing Army computer system, namely, an IBM 360 Model 30 with a selected subset of the Standard Installation Division Personnel System (SIDPERS) basic cylce for loading. This model provided a frame of reference and was validated. The second model was of an advanced computer system (one not currently operational) that was considered to be typical of potential Army purchases. This system was a Honeywell Series 60 Level 6 Model 47 minicomputer with the same SIDPERS basic cycle for loading. Several variations on the basic hardware architecture were modeled and analyzed.

These models were compared against the same workload, the first four jobsteps of SIDPERS. The results of such comparisons allow for a relative ranking of the various systems. Such a ranking is the first step towards determining what computer will meet the needs of the location

being examined. The IPSS approach is unique in that almost all currently available simulation techniques deal only with representative batc coriented systems while IPSS has special facilities which will allow the modeling of advanced computer features such as data bases, networks, and interactivity.

Of primary concern is the acceptance of the modeling methodology within the Army. Thus we have concentrated on validating a model of a simple and typical hardware/software system. The underlying assumption is that credibility will transfer to models of more advanced systems given a well validated basic model.

At the start of the project, AIRMICS personnel provided us assistance in selecting the computer systems that we were to model. After a preliminary investigation of the type of processing SIDPERS performs and the hardware configurations, we proceeded as follows:

- Developed the IPSS Application Processing System (IAPS)
 methodology for representing application systems processing.
- 2. Implemented the methodology in IPSS.
- Collected data on four SIDPERS job steps and the two computer hardware configurations.
- Coded the hardware and software descriptions for the above in IPSS.
- 5. Verified the IPSS models.
- 6. Validated the model of the IBM 360/30.
- /. Performed experiments using alternate hardware configurations.
- 8. Analyzed the results.

1.2 SUMMARY OF RESULTS

This section summarizes the major contribution of our research project. These results are discussed in detail in the sections referenced.

First, we demonstrated the appropriateness of using IPSS for modeling typical U.S. Army computer hardware/software systems, and showed that the simulation technique can provide data useful for the comparison of alternative computer systems. To ease the task of modeling in IPSS, we provided a high level modeling approach through our IPSS Application Processing System (IAPS) methodology which is able to accommodate any level of detail desired by the simulation user. (See Chapter 3)

In conjunction with IAPS, we established a basic library of model components which allows a user to easily and quickly build a model of a large number of design alternatives. This library can be modified and the number of its members increased so as to enhance future Army modeling needs. The library as it currently exists is described in Appendix E.

We identified the types of verification and validation data needed and their sources within the U.S. Army Computer Systems Command. (See Chapter 4) The ready availability of needed data would greatly shorten the time needed to complete any future modeling efforts.

We demonstrated the feasibility of the IAPS methodology, and the usefulness of the data collected by modeling and comparing several design alternatives for the Army CS $_3$ hardware/software system. This

effort included validation of a model of an existing system, development of models of nine alternative hardware configurations, and a comparison of the different systems. (Sc. Section 5.2 for the hardware alternatives, Sections 4 and 5 for the SIDPERS model, and Section 7 for the simulation results.) In addition, we have given a manpower analysis of the current project and several possible future projects. (See Section 8.)

We identified appropriate measures for the comparison and ranking of production, batch oriented Army computer systems. Those measures which can be estimated via simulation, and which are collected automatically by IPSS, include job elapsed time, resource utilization, and queuing statistics. (See Section 7.)

All in all, we believe that the complete IAPS simulation methodology is a feasible and potentially useful approach in the Army's evaluation and comparison of alternative computer systems.

The remainder of this report is organized as follows. In Section 2, we discuss the background to the project and the motivation for our modeling approach. The methodology for modeling and evaluating computer hardware/software systems is presented in Section 3. Sections 2, 4, and 5 present the specific problems of modeling SIDPERS and the selected computer hardware architectures. Section 6 identifies the structure of our IPSS model while Section 7 presents the results of our modeling experiments. A summary of the time required for various modeling activities is given in Section 8. We finish with a summary, recommendations and conclusions in Section 9. A number of Appendices contain auxiliary material.

2. BACKGROUND AND APPROACH TO COMPUTER EVALUATION

2.1 BACKGROUND TO THE PROJECT

The United States Army is about to enter a period in which several large purchases of computer hardware/software systems are to be made. For example, one purchase could involve the replacement of over 40 computer installations. Choosing one machine to work at over 40 places would be complex enough, but in this case theoretically there could be over 40 different machines chosen.

A computer vendor can bid on any number of sites with any combination of equipment. The workload profile at the locations for the machines is radically different. A minicomputer might work very well at one place while another must have a large main-frame.

Currently the sites have IBM 360/30's, IBM 360/40's, and IBM 360/50's, some with single peripherals, some with dual peripherals, some running the DOS operating system (or the enhanced DOS system DOS-E) and some with OS. A major portion of the software is consistent from location to location, but the volume of transactions is drastically different. All current work is batch oriented.

The Army desires to purchase new equipment to replace these machines. They want to add interactive capabilities while retaining batch processing for some applications. One requirement of the new computers is that they process the current work in one eight hour shift five days a week. (Currently most sites are running 24 hours a day five to seven days a week).

With recent technological advances, selecting even one computer is almost beyond human capability if one is to easily and fairly compare all of the machines that vendors would contend can do a given job. Current methods, such as benchmarking, fall short of solving the problem. Simulation appears to be a very attractive approach because of its flexibility and power in representing complex activities. Thus, this project requires the use of discrete event digital simulation to assist in the selection and evaluation of computer hardware/software systems.

This project specifically required the use of the Information Processing System Simulator (IPSS) to rank and evaluate computer hardware/software systems. IPSS is a special-purpose discrete event digital simulator system which was specifically designed to facilitate the investigation of the behavior of complex computer-based information processing systems (DEL77, DEL78a).

One significant feature of IPSS is its ability to characterize a computer's 1/O subsystem. The IPSS language contains a rich set of instructions for describing control units, channels, disk and tape drives, and unit record equipment. The IPSS "service" concept permits a flexible characterization of the acquisition, use and release of the secondary storage "facilities".

These features are important because of the Army's predominately I/O oriented computer systems. Thus, a detailed modeling of the I/O subsystem should be of great potential value in identifying bottlenecks and effects of hardware/software changes. IPSS provides the capacity for detailed modeling of this computer subsystem and

also automatically collects elapsed time, resource utilization and queueing statistics for the user.

Although IPSS is a prototype system, it proved to be an able tool for characterizing salient features of SIDPERS application as well as the hardware characteristics of the IBM Model 30 and the Honeywell Level 6 minicomputer. An overview of the IPSS methodology is provided in Appendix A.

2.2 APPROACH TO MODELING AND VALIDATION

The completion of the specific research tasks outlined in Section I required the resolution of two basic issues, namely:

- How to represent application program software in a simulation model, and
- What data was available within the U.S. Army for validation of simulation models of computer hardware/ software systems.

Since our resolution of these tasks was both time consuming and crucial to the results of the project, an overview of our approach is given here.

The first task, how to model computer software, can be rephrased as: What is the best approach for modeling large software systems by using IPSS. (IPSS has considerable flexibility and power in representing computer hardware, so that aspect of computer system modeling was not a problem). Software systems such as SIDPERS contain many large COBOL programs. We recognized that a detailed statement-by-statement or even paragraph-by-paragraph description of the processing logic

would be far too time consuming for this project. IPSS is, however, capable of representing processing logic at this level of detail and this approach may prove to be valuable for some programs, such as operating system routines, or for more refined results. Even if this approach were used, only one or two simple programs could be characterized in the time allowed, giving little insight into the processing characteristics of a large system. Clearly, we were challenged to produce a faster modeling approach which would both retain a useful level of accuracy of the detailed approach and provide flexibility for the modeler.

SIDPERS, the software system selected, has been modeled before using the software simulation package CASE (ADL75, SWE76). In addition, an IPSS model of several SIDPERS programs was part of an IPSS SIDPERS/IDMS simulation study (BRO77, DEL78), and a DIMUI model also simulated these programs (SCH77). The methods for representing software processing in these models were studied but not adopted in our methodology. The CASE approach represents files and fite processing in an easily-understood and consistent manner, but overall was not judged to be a suitable methodology because of its lack of flexibility (for an evaluation of CASE versus IPSS see ROS78). The previous IPSS and DIMUI approaches were rejected since they modeled interactive SIDPERS programs by representing every call to a DBMS routine. (The batch SIDPERS programs that we modeled requested I/O to many types of files in the absence of a DBMS).

Our approach was to detail 1/0 processing on a file by file basis, and, in less detail, to characterize program CPU loading. This is consistent with the IPSS methodology and also allows the modeler freedom to change the procedural structure of the model. Our methodology, called IAPS (IPSS Application Processing System), is reported in Section 3.

The second task we faced was the selection of a hardware/software system for which validation data existed. Validation is the process of determining the degree of validity of a simulation model. A valid model is one which is capable of accurately measuring, predicting and representing a system. The validation process proceeds to build an acceptable level of confidence that an inference about a simulated process is a correct or valid inference for the actual process. Validation of a model is performed by a comparison of the recorded observations of the real process with simulator outputs from a verified model, thereby establishing the versimilitude of the model and the real world process (MIH76a, MIH76b). Seldom, if ever, will validation result in a "proof" that the model is a correct or "true" representation of the real process (VAN69). Verification, on the other hand, is the comparison of the model's responses with those anticipated if the model's structure were programmed as intended (MIH76b). This means testing the outputs of the random number generators as well as checking that the computer program correctly executes the logic desired by the modeler.

With assistance of USACSC personnel we decided, early in the project, to model a subset of SIDPERS executing on the IBM Model 30 utilized at the Division of the Army's organization and to compare the results against a Honeywell Level 6 Model 47 minicomputer using the same SIDPERS workload. We also determined that GRASP step accounting data was the most important requirement for a detailed validation of our simulation models. Detailed validation of a SIDPERS job step requires the following:

- 1. GRASP step accounting data
- ?. The operator console's log (for the job step)
- 3. SYSLIST (for the job step)
- 4. Listing of specified data sets
- VTOC listing of all disk packs which were on-line during the job step
- Researchers present in the machine room during execution of the job step.

Since GRASP step accounting data was not available on a 360/30 but was available on a 360/50, we considered the following alternatives:

- A. Model the 360/50, and validate the model
- B. Model the 360/30, which couldn't be validated in detail
- C. Do both A and B

The first alternative was rejected since it would not permit the comparison desired by the Army between the IBM and Honeywell computers. The advantage to alternative A was that we would produce a model which could be validated in detail, thus demonstrating the effectiveness of our methodology. We did not have the time to produce three models so alternative C was also rejected. Instead, we concentrated on getting as much data as possible from a SIDPERS cycle running on a 360/30.

Section 4 details our data collection activities for the SIDPERS

Basic Cycle. The next section presents our approach to modeling hardware/software systems for performance evaluation, ranking and selection.

3. THE IPSS APPLICATION PROCESSING SYSTEM METHODOLOGY (IAPS)

3.1 THE TAPS MODELING PERSPECTIVE

The problem addressed in this reserach is the design and implementation of a model building methodology to assist in the evaluation of computer hardware/software systems. The goal is a methodology with the widest possible applicability to the user community. Therefore, the IPSS design goals have been adopted, namely:

- Breadth of Applicability -- the ability to model the behavior of contemporary and forseeable system architectures and operating environments;
- 2. Functional View of Systems -- the ability to identify and characterize system components and activities based on their function, independent of a particular architecture or environment;
- 3. Top Down, Modular Model Synthesis -- the ability to model to a level of detail commensurate with research objectives;
- 4. Expandable Structure -- the capability to incorporate new, higher level descriptive facilities and performance measures into the methodology and simulation system; and
- 5. <u>Flexibility of Use</u> -- the ability to be used by a wide spectrum of modelers from the experienced system analyst/designer and researcher to the practitioner and student.

Because of the wide range of knowledge required for modeling computer systems, the IAPS methodology reported in this research distinguishes four distinct modeling functions and provides facilities and tools for each. These functions partition the modeling and evaluation of computer hardware/software systems into a set of activities to be performed by:

- 1. the User,
- 2. the Modeler,
- 3. the Simulator, and
- 4. the IPSS Analyst.

These activities are summarized in Figure 3-1. As shown, the Modeler is responsible for the creation and maintenance of model libraries, the User for the selection of library members to synthesize a model, the Simulator and IPSS Analyst for maintaining IPSS source code and execution facilities. We now define these job functions in more detail.

- User that person or persons whose responsibility is the evaluation of computer hardware/software systems. The user conducts modeling experiments by selecting pre-defined model components from a model library, and selects execution options. The user validates the model, analyzes the simulation results and performs the required evaluation.
- Modeler that person or persons whose primary concern is with the application system to be modeled and with the hardware environment on which it will execute. The modeler builds and maintains




Figure 3-1. Overview of the IAPS Methodology

the model library of software and hardware components. The modeler is not concerned with the structure or execution of the IPSS model, but is concerned with model verification.

- Simulator that person or persons whose primary concern is with the structure and execution of the IAPS model. The Simulator codes user-required special-purpose IPSS routines, incorporates these routines into the model, and verifies their correctness.
- IPSS Analyst that person or persons who have a detailed knowledge
 of the inner workings of the IPSS simulator. This includes
 the source language translation process, the simulation driver,
 facility definitions, and tables.

User level activities were established so that model synthesis and experimentation could be easily accomplished. Hardware characterization and workloads can be changed by the User without any change to the IPSS model itself. This approach assumes a library of computer system characterizations. Our research is the first step in providing an IPSS system library for the User.

The role of the User is distinct from that of the Modeler, Simulator and IPSS Analyst; the major distinction is that the User produces no IPSS source code or workload characterizations. The Modeler and Simulator may be the same person or persons. They must coordinate their activities so that the resulting simulation can be validated. For example, the Modeler describes computer hardware using IPSS statements, but it is the Simulator who describes the sequences of the IPSS simulator's acquisition, use and release of this hardware.

The Modeler, Simulator and IPSS Analyst each share a common set of modeling activities. As summarized in Table 3-1, these activities are: Hardware characterization, software description, sequence of activities, data description and model verification. As shown in the Table, the Modeler's role is independent of any procedure oriented code. The Simulator has the responsibility for maintaining the IAPS source code, and relies on the IPSS Analyst for special functions or requirements.

The remainder of this section is organized as follows. Section 3.2 outlines the User activities, Section 3.3 presents the Modeler view, Section 3.4 discusses the Simulator view and relates it to the Modeler. The IPSS Analyst function is presented in Section 3.5.

3.2 THE LAPS MODELING APPROACH: THE USER'S ROLE

The user is defined to be that person or persons with overall computer system evaluation responsibility for a given project. As shown in Figure 3-2, the user accepts and clarifies a set of evaluation requirements and produces evaluation documentation through:

- o interaction with the Modeler function,
- o interactive model synthesis,
- o validation of model results, and
- o analysis and evaluation of computer hardware/software systems. The User interacts with the Modeler in order to ensure that the desired model library members are present for the model synthesis phase. The Modeler may be required to change the existing library members, add new ones, or to add capabilities to the IPSS model itself (such as DBMS processing) in order to satisfy the User's modeling requirements.

Table 3-1. Modeling Activities

		Moc	Modeling Perspective	
	Modeling Activity	Modeler (Section 3.3)	Simulator (Section 3.4)	IPSS Analyst (Section 3.5)
1.	Hardware Characterization	IPSS Hardware- oriented facilities	Channel program service	Facility table definitions
2.	Software description	Execution group statement	IPSS endo services	IPSS statement parsers
ë	Sequence of activities	Ordering of execution group statement	IPSS services, Equates	IPSS driver, Current and future event gnoues
4.	Data description	User and system file tables	IPSS data base component	Logical record to physical address translation
5.	Verification	Queuing and Utilization of hardware facilities	Sequence of events in the model	Random number generator, etc.
; 				




Figure 3-2. User's Role in the IAPS Methodology

The next step in the User process is interactive model synthesis. This produces an execution-ready model through the selection of a priori defined model components from the model library. This process is illustrated in Figure 3-3. We have implemented interactive model synthesis, and used it to produce the results reported in this research. An example of the User-computer interaction sequence is presented in Figure 3-4.

We designed, but did not implement (due to lack of time) a more elaborate model synthesis procedure which would allow the user to modify some of the existing library members in order to tailor them for specific processing needs. As shown in Figure 3-5, we envision that the software processing and data base description members of the model library could be so tailored. This would require more user interaction than now required but would enhance flexibility. This approach is further discussed in Section 9.

3.3 THE IAPS MODELER VIEW OF COMPUTER HARDWARE/SOFTWARE SYSTEMS

Figure 3-6 shows that the Modeler's responsibilities include the preparation of data for input to the model, and the verification of resultant simulation statistics. Input data preparation involves the following:

- 1. Description of the system hardware,
- 2. Description of the application processing workload
- Description of the characteristics of the data files used by the application, and
- 4. Representing these descriptions according to the IAPS methodology specifications and storing them in the IAPS model library.




Figure 3-3. User's View of IAPS Model Synthesis and Execution

DECIPII

PERIN

```
WHAT IT THE MODEL. 30 OR 477:30

WHAT IT THE HAME OF THE IPCT MODEL-COMPONENTS:STDM30

WHAT IT THE NAME OF THE TYSTEM FILE TABLES:SYSFTAB

WHAT IT THE NAME OF THE USER FILE TABLES:UFLTAB

WHAT IT THE I-O PROCESSING TABLES:TESTEROC

WHAT IT THE 10 DIGIT PARKOM NUMBER SEEDS:0123456789

DO YOU WITH TO SAVE THE LOAD MODULE (Y OF 407:M

DO YOU WANT A FORTRAN SQUACE LISTINGS (Y OF 40:Y)
```

EFOMETHINITH

Note: Underlined entries are User input or response.

Figure 3-4. Example of Interactive Model Synthesis

JOB 4279 XEOMOD30 DH INTEDE




Figure 3-5. User's View of IAPS - Proposed




Figure 3-6. Modeler's Role in the IAPS Methodology

An overview of these Modeler activities is now presented. Details are found in the Appendices as noted in the text.

Description of System Hardware

The Modeler is responsible for identifying the basic types of computer devices for the system being modeled. As shown in Table 3-2, the devices primarily reflect the computer's mainframe and secondary storage subsystem. For each device identified, the modeler provides a detailed functional specification which indicates capacity, speed, and special features. A list of the type of data collected for disk, drum, tape, and unit record devices is given in Table 3-3. This type of data is usually readily available in vendor's technical system reference manuals. The Modeler then encodes this data into IPSS statements in a straight-forward way. Examples of these IPSS statements are found in Appendix B.

Description of Application Processing Characteristics

The application workload and its data files are characterized by two types of tables which are prepared by the modeler. These tables are called the Application File Table (AF Table), and the Application Processing Table (AP Table). The Application File Table gives detailed information about the files being processed from the application program point of view. The Application Processing Table gives, in outline fashion, a step by step description of application processing. The Application File Table (AF Table)

The AF Table describes the characteristics of files as known by the application program. Each entry in this table describes a single file and contains: a file-identifier, the logical record length and

Table 3-2. Modeler Checklist for Computer System Hardware

Device Type

CPU

Main memory, cache

Channels (multiplexor, selector)

Disk Units, Disk Controller

Tape Units, Tape Controller

Drum Units, Drum Controller

Operator's Console

Line Printer

Card Reader

Card Punch

Table 3-3. IPSS Data Required to Model I/O Devices

Device Type	Data
Disk, Drum	number of packs per control unit
	number of cylinders per pack
	number of tracks per cylinder
	maximum track capacity
	maximum block size allowable for the device
	rotational speed
	data transfer rate
	cylinder access times
Tape	number of tape units per control unit
:	tape recording density
	tape speed (reading/writing)
	inter-block gap size
	maximum block size recorded on the tape
	tape start-stop time
	forward erase length
	rewind rate
Unit Record	maximum block size
(Card reader,	transmission mode
operator's	transmission rate
console,etc.)	

block size, and the number of records processed. An example is given in Figure 3-7. This example shows two files, one an unblocked card-image file of 554 records which is identified through the comment as SIDPERS file COOAAC. The other file, CICAAC, contains 987 506-byte records. Note that the block size specified in the AF Table is the unit of I/O for the application program and need not represent the secondary storage block size.

The Application Processing Table (AP Table)

The AP Table mimics the I/O processing done by an application program. Each table entry consists of two records, first a processing specification record, followed immediately by a processing definition record.

The specification record identifies the type of processing,

(D for any delay due to the operator, I for input, P for CPU activity,
and O for output). The "D" definition record quantifies the delay;
the "I" and "O" definition records specify: the file, a concurrency
index, random or sequential processing, and percentage of file processed;
and the "P" definition record specifies the type of activity engaged in
by the application program, such as EDIT, SORT, or REPORT.

Figure 3-8 depicts a typical example of a job step (for example, SIDPERS). First, there is a delay of 10 to 15 seconds due to operator responses to console messages, or tape mounts. Then all of file 01, and 50% of file 10 are read concurrently, file 01 sequentially and file 10 randomly; one of the files is edited, and the output is sent to file 04. Finally, 5% of file 10 is rewritten after all other processing is complete. Note that the order of application record processing is

File id	LRec1	Block Size	# Records	Comments
01	80	80	554	Card Image Input - COOAAC
10	506	506	987	Edit Table File - C1CAAC

Figure 3-7. An Example of the Application File Table

Figure 3-8. An Example of the Application Processing Table

determined by the concurrency indicator (the "X" and "Y" in Figure 3-8). The "X" indicates that files 01, 10 and 04 are processed concurrently, (i.e., read one record of file 01, one of file 10, write one to file 04, then repeat until all three files are exhausted). The "Y" of Figure 3-8 indicates that file 10 is written after the complete processing of files 01, 10, and 04. (Any alphanumeric characters, except blank, may be used as a concurrency indicator). As also shown in this figure, comments may appear on the right hand side of any data card, and on any "comment" card (which is designated by an asterick in the first column).

Description of Database Characteristics

The term database is used here to mean the data files managed by the hardware system's data files. Those files required by an application must be characterized by the Modeler and the results placed in the System File Table.

In this table, each record gives secondary storage information about a single file. Each file is assigned a volume type (disk, tape, or console) and a volume number. The logical record length, blocksize, and file size (number of logical records) are recorded. Disk file information includes the extent type (index (I), primary (P), or overflow (O)) the percentage of records on the primary extent (%PE), the number of secondary extents (#SE). If the file placement is known, it is given in terms of low and high cylinder and track addresses. (If unknown for disk files (U), the file is placed randomly on the volume during IAPS simulation). Finally a comment field is provided as an aid to the modeler. Provision is made to define VTOC files (V),

sort work files, and messages to and from an operator's console.

For detailed formatting information, see Appendix F.

The examples in ?-! are typical. System file 01 has 554 unblocked records with an LRECL of 80. It resides on tape unit T01 with an LRECL and blocksize of 80, and an "unknown" placement (U), which for tape files means that the file begins at the beginning of the reel. Note that the modeler has used comments to identify the file as COOAAC -card image input. User file 10 (the third line of Table 3-9), is also unblocked with an LRECL of 506; it has 987 records in its prime extent (P), which resides on disk unit D03, with allocated space from cylinder 153 track 0, to cylinder 170, track 19. This file is an ISAM file and thus has an index extent which resides on disk unit D02, giving among other things, its known placement.

3.4 THE IAPS SIMULATOR VIEW

The IPSS Simulator function requires a person or persons who are knowledgeable programmers and analysts of the IPSS language and execution facilities. The basic simulator role is to augment the IPSS model structure we have provided in order to be responsive to changing Modeler requirements.

A Simulator overview of the TAPS methodology is given in Figure 3-10. This figure shows the interaction among three components of IPSS: The Exogenous Event Stream Component. The IPSS Define Model Component is represented by the Equates between the two latter components.

We have completed the simulator function for the present IAPS methodology. A large class of computer systems can be simulated and

Sylvalinos		C1CAAC-INDEX	C1CAAC-PRIME	VTOC-D02
The sold of the so		199-13 199-13	153-00 170-19	000-00 000-19
A US CHOOL		Н	д	>
\$2, \$2, to take	n	×	×	×
100 Say 174		0	0	
		100	100	
OSS TO	554	18	987	17
1 / 1 / 1 / 1	80	22	206	256
BIDDAY BRETONS OLITH	80	22	909	256
Tring of at	T01	D02	D03	D02
	01	10	10	23

Figure 3-9. An Example of the System File Table




Figure 3-10. Overview of the Service Hierarchy in the IPSS Model The Simulator's View of the IAPS Methodology

evaluated without any further Simulator activity. The Simulator is required if a system outside the scope of the present IAPS is to be modeled. Examples of such systems are: Database management systems, teleprocessing, distributed systems and operating system task management.

3.5 THE IPSS ANALYST VIEW OF COMPUTER SYSTEMS

Execution facilities (see Appendix A). The IPSS Analyst view of the simulation process is represented in Figure 3-11. This role requires a knowledge of the details of the IPSS translation process, the simulation nucleus, and facility definition tables. The need for the IPSS Analyst will be further reduced over time as IPSS evolves into a more fully developed product. We required the type of knowledge represented by the IPSS Analyst role only a few times during the course of our project. Examples of what we required (and easily ascertained through source listings) were IPSS statement options, random number generation algorithms, and facility table value offsets.




Figure 3-11. IPSS Program Control and Data Interfaces - The IPSS Analyst View of IPSS (DEL78a)

4. MODELING SIDPERS USING IAPS

4.1 SELECTION OF A SIDPERS SUBSET

SIDPERS is a standard, automated integrated personnel system designed to provide personnel information systems support at division, installation, brigade, battalion and unit levels (SID76). SIDPERS performs four major functions in support of Active Army personnel and organizations:

- 1. Strength accounting,
- 2. Organization and personnel recordkeeping,
- 3. Information exchange with other automated systems, and
- 4. Command and staff reporting.

A SIDPERS activity is designed to support a data base of computer files for up to 50,000 personnel and 1,000 organizations.

SIDPERS software consists of five DOS-E jobs:

- o AACRO1 Labels and Assignments
- o AACRO2 SIDPERS Basic Cycle
- o AACRO3 SIRCUS
- o AACRO4 SIDPERS Back-up Cycle
- o AACRO5 SIDPERS Recovery Cycle

The focus of our project was on the SIDPERS Basic Cycle,

Job AACRO2. This job consists of 19 job steps which proceed from

editing functions, through file update, to reporting. Since the project

duration and objectives did not permit the modeling and evaluation of

all of SIDPERS, a subset of programs was selected with the assistance

of USACSC Quality Assurance personnel (WHI79).

The editing programs, two of the master file update programs and one report preparation program were selected from all the programs in the SIDPERS basic cycle. Each editing program was a single job step and thus some validation data could be obtained. The selected update and report preparation programs were, however, single phases loaded and executed dynamically as part of a larger job step. While the modeling of the logic of these programs was not a problem, obtaining validation data for these phases was not possible. In addition, the modeling of the entire job step in which these phases were located would be almost as difficult, again, for lack of adequate validation data. Thus, the selected update and report preparation programs were not modeled.

The programs we modeled represent transaction classification, sorting, and validity editing; and incorporate concurrent direct and sequential access to disk files and sequential access to tape files. These programs are:

PlAAACA - transaction classification and scheduling,

PIBAACS - transaction sort,

PICAAC - transaction validity editing, and

PIGAMACS - sort and update "queue" production.

For convenience and readability, these programs will be referred to as PIA, PIB, PIC, and PIG, respectively.

4.2 MODELING THE SIDPERS SUBSET

Once this subset of the SIDPERS programs was identified, we obtained current COBOL source listings, the DOS version of the SIDPERS

Operations and Scheduling Manual (S1979), and the SIBPERS Basic Cycle JCL listing. We analyzed these sources in order to obtain basic file data which is constant to any SIBPERS processing cycle. The type of data we obtained were file names, type of file (e.g., ISAM, sequential), use of file (input, ouput, both input and output), record processing mode (sequential or random). The details of our findings are summarized in Appendix C.

Nest, we determined that the data we required for validating a model of SIDPERS was (vailable from four sources, namely:

- I. GRASP Accounting,
- 2. SYSLIST,
- 3. Operator Console Log, and
- 4. DITTO Utility.

The type of data provided by each of these sources is summarized in Table 4-1.

We visited the Ft. Stewart Division Data Center on August 2nd and 3rd, 1979, and observed the computer operation during SIDPERS Basic Cycle processing. We obtained computer listings for the data sources listed above. Table 4-2 presents a summary of the data we collected at Ft. Stewart for the first four job steps of the SIDPERS Basic Cycle on August 2, 1979, and indicates the source of the data items.

The following is a discussion of these data sources in more detail. $\label{eq:GRASP} \textbf{GRASP}$

GRASP provides a wealth of accounting data which is extremely useful in validating simulation models. For completeness, a list of the type of data available through GRASP is provided in Appendix G.

Table 4-1. Sources of System Data

1. GRASP Step Accounting

CPU time
Wait on operator time
Job duration time
Interference duration time
I/O wait time
I/O device usage time
Start I/O counts
Time waiting for and using the LTA
SYSRES usage time
Channel activity time

2. SYSLIST

Gives job step start and stop time Number of records sorted Some file counts

3. Operator Console Log

Number and length of console messages

4. DITTO Utility

Record counts
Type of records processed

Table 4-2. 2 August 1979 Ft. Stewart Record Processing for Programs P1A Through P1G

File Name	Media	Input/ Output	Concurrently Processed with	% File Processed	Number of Records	Source of Record Count Data
PIA						
COOAAC	Tape	I		100	554	Card count
Blaaac	Tape	1		100	2111	B1AAAC out + 31 Grade Changes
соолас	Tape	ι		100	661	Tape DITTO
AIAAAC	Тарс	o		100	1249	SYSLIST sort count in PlB
Elaaac	Tape	0		100	1171	Tape DITTO
Blaaac	Tape	0		100	2080	Tape DITTO
CICAAC	Disk	1/0			987	Program source and # transactions
XUTAAC (X=A,B,C, E,F,G,H)	Disk	1		0	-	Program source listing
P1B						
A1AAAC	Tape	I		100	1249	SYSLIST
B1AAAC	Tape	I		0	-	Monthly only
C1CAAC	Disk	1/0		.3	987	!
ATBAAC	Таре	0		100	1249	SYSLIST
ВІЛЛАС	Таре	0		0	-	(see above)
SORTWK1-5	Disk	1/0				Computed

Table 4-2 Continued.

,	·	Tanke /	Concurrently Processed	% P:1	Number of	Source of Record
D4.1 - N	M = 12 -	Input/		% File		
File Name	Media	Output	with	Processed	Records	Count Data
<u>P1C</u>						
Albaac	Tape	I		100	1249	SYSLIST
C1CAAC	Disk	1/0		125	987	Source program and input transactions
A1CAAC	Tape	0		100	1249	SYSLIST
PIG						
A1CAAC	Tape	I		100	1249	SYSLIST
R1GAAC	Tape	I		100	50	,
CICAAC	Disk	1/0			987	
SORTWK1-6	Disk	1/0				Computed
X1GAAC (X=A,B,C, E,F,G,I,J, K,M,N,Q,R)	Disk	0		(A) 0 (B) 0 (C) 100 (E) 100 (F) 100 (G) 0 (I) 0 (J) 0 (K) 100 (M) 0 (N) 0 (Q) 0 (R) 0	30 1210 7 - - 2	SYSLIST SYSLIST SYSLIST SYSLIST SYSLIST SYSLIST SYSLIST SYSLIST SYSLIST SYSLIST SYSLIST SYSLIST SYSLIST SYSLIST SYSLIST

GRASP, however, was of limited use to us since GRASP step accounting was not available at the Ft. Steward Division Data Center. Table 4-3 summarizes the data we obtained from GRASP for the August 2, 1979, execution of the SIDPERS Basic Cycle. As shown in this table, GRASP job accounting statistics did not provide us with any useful data for programs PIA through PIG. Since the cycle we observed was initially cancelled in program PIG, we were able to use the GRASP CPU time of approximately twelve minutes as an estimate of the complete PIA through PIG CPU time.

SYSLIST

SYSLIST was of value in determining file record counts only when the job contained a sort. Program P1B and P1G sort entire files and the number of records sorted is reported on the SYSLIST.

Operator Console

The operator console log did not provide us with any data on the number of records processed. However, we observed that, because of the amount of time spent displaying and responding to messages, the operator's console was a more important element in the system from a performance perspective than we originally anticipated.

Tape DITTO

By far the most useful method of determining the number of records processed on a per file basis is the Tape Utility DITTO. This utility simply lists the entire file, allowing not only an accurate count but also insights into the types of data being processed. We obtained DITTO listings of the transaction input files and the stacker files.

Table 4-3. SIDPERS Basic Cycle, 2 August 1979, Ft. Stewart (Extracted from GRASP Accounting Reports)

Activity	Complete Cycle	P1A through P1G cancel	P1A through P1G complete
Elapsed time	4/33/27	38/54	17/50**
Non-MPS time	4/25/23*	38/53	N/A
CPU time	2/36/12	11/56	N/A
Pages spooled	165	11	N/A
Pages loaded	4443	363	N/A
Transient Arca time			
Wait	10	0	N/A
Use	1/15/34	26/05	N/A
RES 1/0	31622	1893	N/A
Operator console time	42/28	23/10	2/27***

^{*}Does not include 07/11 restart time

^{**} from SYSLIST

^{***} from Console log

- 5. MODELING TWO COMPUTER HARDWARE ARCHITECTURES IN TAPS
- 1.1 IPSS HARDWARE CHARACTERIZATION

This section discusses the modeling of the IBM 360 Model 30 computer (CS $_3$) and the Honeywell Series 60 Level 6 Model 47 minicomputer (DAS $_3$) systems. A computer architecture is typically represented in IPSS by characterizing the following:

- the hardware devices, their capacities and processing characteristics,
- 2. the interconnections among the hardware devices, and
- 3. the operating system.

Hardware Devices, Capacities, and Processing Characteristics

The block diagram for the two modeled systems are shown in Figure 5-1 and 5-2. The connecting edges between primary and secondary storage represent the paths along which data is transferred. Note that in the 360/30, the dual channel tape controller allows either channel 1 or channel 2 to complete an I/O request. Thus, there are two paths to the tape units and one to the disk. We assume that channel 1 will be used to access a tape unit when channel 2 is busy.

The focal point of the IPSS modeling of these systems is on the secondary storage subsystem. We examined technical specifications provided by the respective vendors and extracted performance characteristics and capacities for both the direct access storage devices and the magnetic tape units. These characteristics are reported in Tables 5-1 and 5-2 respectively. This data was incorporated into




Figure 5-1. Typical ${\rm CS}_3$ Hardware Configuration




Figure 5-2. Honeywell Level 6 Architecture - DAS $_3$

Table 5-1. Direct Access Storage Devices

	Disk Units					
Physical Characteristics	IBM 2314	I BM A 3330	Honeywell MSU 9102/9106			
Drives per unit	8	8	3			
Bytes per unit	233.41	M 800M	201M			
Speed						
Average Seek	60 m	s 30 ms	30 ms			
Average Rotational Delay	12.5	ms 8.4 ms	8.33 ms			
Data rate (kilobytes per second)	312	806	1,200			
Capacity						
Cylinders per pack	200	404	823			
Tracks per cylinder	20	19	5			
Tracks per pack	4,000	7,676	4,115			
Bytes per track	7,294	13,030	16,384*			
Bytes per cylinder	145,880	247,570	81,920			
Bytes per pack	29.18M	100M	67M			

*Based on 64.256 byte-sectors per track

Table 5-2. Magnetic Tape Units*

		Tape Units	Terme was a king bir
Physical Characteristics	IBM 2400-1 Model 5	Honeywell MTU 9109	Honeywell MTU 9110
Drives	6	2	6
Tracks	9	9	9
Density	800/1600	800/1600	800/1600
Inter-block gap (inches)	.6	.6	.6
Block length	-	2048	~
Speed			
Read/write (inches per second)	75	45	75
Rewind rate (inches per second)	350	200	250
Data transfer rate (bytes per second)	120k	36k/ <u>72</u> k	60k/ <u>120</u> k
Start/stop time	13 ms.	8.33 ms	5 ms

^{*}Where more than one characteristic is listed, the underlined number was included in the model(s).

IPSS models through IPSS hardware-facility statements. A sample of these statements is given in Appendix B.

Interconnections Among Hardware Devices in IPSS

In the IPSS System Resources component, device characteristics are associated with an access mechanism and volume. However, channels, control units, and the CPU are independent, unrelated facilities. These facilities are interrelated in IPSS models by a service which represents a channel program. This service, usually called CHPGM, is almost a standard part of every IPSS model and plays a central part in the IAPS methodology. Its function is to generate a physical (device) address and to seize, use and release all the facilities (e.g., CPU, channel controller, access mechanism, volume) in the path from the CPU to the secondary storage device in order to simulate a data transfer. The IPSS CHPGM service is listed in Appendix B.

Operating System Representation in IPSS

In IPSS, an operating system is represented by one or more services which simulate job scheduling, task management and resource allocation activities. We investigated but did not represent the operating system functions in either the IBM or the Honeywell model. The reason is that we did not have time to analyze these function, or model them, in sufficient detail to warrant their inclusion in the models.

However, our investigation revealed that the IBM 360 Model 30 supports a Disk Operating System (DOS) with the following major support packages:

- o GRASP accounting package,
- o DYNAM/T tape manager,
- o ADAS disk manager, and
- o SYNCSORT sort package.

We attempted to ascertain <u>how</u> these packages interact with DOS and under what conditions they request 1/0. The next step would have been to represent processing, resource allocation, 1/0 characteristics, and dispatching of each of these packages (including DOS) in one or more IPSS Endogenous Services. Following this, we would include these services at the appropriate place in the IPSS model (i.e., at the INTF service), then verify and validate the resulting model.

5.2 ARCHITECTURAL VARIATIONS

For convenience in referencing the hardware systems that we modeled, we designated the model of the IBM 360 Model 30 as Model Al, and will refer to the model of the Honeywell Level 6 minicomputer as model Bl. In addition, we considered three variations of model Al and one variation of model Bl in order to demonstrate the capabilities of IPSS and the IAPS methodology.

As shown in Table 5-3, the variations on model Al are the replacement of the 2314 disk unit with a 3330 disk unit (A2), the replacement of the 14 character per second operator console with a 960 character per second console (A3), and both of the above replacements (A4). These experiments were designed based on observations of the current 360 Model 30.

Table 5-3. Hardware Differences

Model Designation	Summary of Architecture Differences
Al	Standard 360 Model 30
	o 14 characters per second operator console
	o 2314 direct access storage facility
A2	360 Model 30
	o 14 characters per second operator console
	o 3330 direct access storage facility
A3	360 Model 30
	o 960 characters per second operator console
	o 2314 direct access storage facility
A4	360 Model 30
	o 960 characters per second operator console
	o 3330 direct access storage facility

Table 5-3 Continued.

Standard Honeywell Level 6 Model 47
o 6 MSU9106 disk drives
o 6 MTU9110 tape drives
Honeywell Level 6 Model 47
o 3 MSU9106 disk drives
o 2 MTU9109 tape drives
_

*All 360 Model 30 architectures had six 2400-1 Model 5 tape drives. All Honeywell Level 6 Model 47 architectures had a 960 character per second operator console.

The variation on model B1 was the deletion of three disk drives and the replacement of the 6 MTU 9110 tape units with 2 MTU 9109 tape units.

Table 5-4 shows the performance characteristics of these architectural variations relative to model Al (the standard 360 Model 30). Model Bl is clearly superior to Al in every way except tape concurrency (each has six tape drives), and all the variations show at least one area of superiority.

Table 5-4. Performance Characteristics of Alternate Hardware Architectures Relative to Model Al (Standard 360 Model 30)

Performance Characteristic	Model Designation					
	Λ1	A2	A3	۸4	BI	в2
Capacity						
Disk (bytes)	1	3.4	1	3.4	1.7	•9
Tape (available for concurrent use)	1	1	Î	1	1	.3
Speed						
Disk* (I/O per unit time)	1	2	1	2	2	2
Tape** (I/O per unit time)	1	1	1	1	2.5	1.4
CPU (Instructions executed per unit time)	1	1	1	1	7.3	7.3
Operator Console (Characters per unit time)	1	1	68.6	68.6	68.6	68.6

^{*}Based on average seek and average rotational delay and time to transfer one $100\ \mathrm{byte}$ record

^{**}Based on time to transfer one 100 byte record and start/stop time

6. OVERVIEW OF IAPS MODEL STRUCTURE AND EXECUTION

An IAPS model consists of a collection of IPSS service facilities whose invocation sequence is hierarchial. Figure 6-1 depicts the relationships among the services and indicates their generic function. As shown in the Figure, the arrival of an application job on a computer is represented by the START service. Several different applications could be started simultaneously and, if so, would compete for systems resources (such as the operating system, main memory, data channels). In the models we synthesized, only one application was started, namely SIDPERS. The START service invokes the application processing service APPL and waits for its completion. The APPL service determines the processing required for an execution group (DOS job step), invokes the EXGP service to perform this processing and waits for its completion. The EXGP service represents the processing performed by a user-determined unit of work. This service is driven by the values provided by the RDGP procedure. Its main functions are to schedule I/O activities to data files, and to represent CPU processing. I/O is represented by an invocation of the INTF service and a wait for response. The INTF service is essentially a null routine which is a system link to future processing activities (such as DBMS or the operating system). Currently, INTF invokes the FMAP service which represents the mapping of the application files to specific system files which are located on secondary storage. A single application 1/0 request to FMAP will generate one or more requests for system records. FMAP issues a request for a system

record by invoking the BUFMR service and then waits for a response.

BUFMR represents the buffer management function. If a system record is in one of the buffers, an immediate response to FMAP is generated, otherwise the CHPCM service is invoked. CHPCM represents channel program processing: it uses the IPSS data base structure and hardware facilities to generate a hardware address, computes the read/write time, and advances the simulator clock accordingly. Table 6-1 relates the IPSS services identified in Figure 6-1 to the corresponding SIDPERS processing activities.

Model Synthesis

One of the advantages of IPSS in general, and IAPS in particular, is the ease of synthesis of experiments. Figure 6-2 outlines our basic approach to producing models with different hardware architectures. We functionally divided the IPSS models and placed the parts into members of a partitioned data set (member names are in parenthesis in the Figure). We then chose members from each of the following categories to form a complete model:

- 1. Application processing
- 2. Architecture
- 3. Define Model
- 4. Loading

The Application Processing group is the nucleus of our IAPS methodology. It contains all the IPSS services and facilities of the System Resources Component except for hardware facilities and the channel program service. Also included in this group are the IPSS Exogenous Event Stream component and the Data Base Structure Component.




Figure 6-1. Simulator Overview of the IAPS Service Hierarchy




Figure 6-2. Summary of Models Synthesized for Evaluation of Alternate Hardware Configurations

Table 6-1. Index to Modeled SIDPERS Processes

		IPSS Endogenous Exogenous
Level	SIDPERS Process	Service Name
1	(IPSS initialization)	INIT
2	Arrival of SIDPERS job, job scheduling	START
3	SIDPERS processing	APPL
4	Job Step Execution	EXGP
5	Processing link for OS, DBMS, etc. (future use)	INTF
6	SIDPERS logical record to DOS physical record mapping	FMAP
7	Buffer management	BUFMR
8	Channel program, retrieval of records from secondary storage	СНРСМ

The Architecture group contains services and hardware specific to the two generic classes of hardware systems being modeled, namely the IBM 360/30 and the Honeywell Level 6. One set (i.e., hardware specification and channel program) was selected for each execution of the model.

The Define Model group is the IPSS Model component. Each member of this group specifies a hardware alternative. Using these members, we were easily able to replace disk and operator console units in the model and to ascertain the effects on the overall performance of the system. The members of this group were easy to generate and use. Clearly this type of experimentation is one of the primary benefits of modeling in IPSS and using the IAPS methodology.

The last group of members which were selected were from the loading group which represents the external (i.e., SIDPERS) loading on the computer system. These can be easily modified to represent different application processing characteristics.

At the completion of this research project our program library contains members which represent (a) at least eight variations on the basic hardware of the IBM 360/30 (CS₃) system; (b) two variations of the Honeywell Series 60 Level 6 Model 47 (DAS₃) system; (c) a general model of computer software, including submodels of application programs, a buffer manager, and a channel program; (d) tables of data which describe in detail the files used by SIDPERS (Section 4.3); (e) a table which describes the sequence of I/O and processing performed by the first four job steps of SIDPERS, which table is processed by the first submodel mentioned previously in (c); (f) a command procedure in simple question and answer form which allows a user to put together and execute

a complete model from the library members described in a-e, and thus easily to compare design alternatives (Figure 3-4). For a listing of library member names and contents, see Appendix E.

These models were executed on an Amdahl 470 V/6-II with OS/MVS. Each model contained approximately 2800 lines of code (IPSS, Fortran, and comments). Each model required approximately 400KB of main storage and four minutes of CPU time (compilation plus execution). Modeling experiments were facilitated through the creation of load modules which were repeatedly executed. This reduced the simulation run time by approximately one minute.

7. ANALYSIS OF RESULTS OF THE IAPS SIMULATIONS

The ultimate purpose of an IAPS simulation is to present the decision-maker with data which will prove useful in the overall evaluation and comparison of alternative designs. The decision-maker will take many things into account which are not addressed by any simulation, such as the availability of appropriate compilers and the projected cost of maintenance. A valid simulation, however, can provide information which can be obtained from no other source except the much more expensive alternative of running the actual workload on the actual computer system.

Examples of such information include answers to the following questions:

- 1. What is the projected run-time of SIDPERS on the DAS₃ system, and how does it compare to the existing system?
- 2. Which of the hardware resources is over-utilized, and thus potentially a bottleneck as system workload increases?
- 3. How will the system respond to an increase in workload over time?
- 4. How will the system respond if one or more tape, or disk, units become dysfunctional?

For the simulation user to have confidence in the results produced by any simulation, he needs a systematic approach to the validation and analysis of the output statistics of the simulation. It is our purpose in this chapter to outline such an approach in the context of our application of the IAPS methodology to the hardware

comparison of the CS_3 and DAS_3 configurations when run against the same SIDPERS workload. However, we were unable to carry out this approach in its entirety due to lack of data and lack of time.

In the following sections we discuss model verification and model validation, an analysis of the results of simulating the ${\rm CS}_3$ and ${\rm DAS}_3$ systems in six configurations, and the results of some additional simulations.

7.1 MODEL VERFICATION AND VALIDATION

Model <u>verification</u> is the act of testing the logic of the model to determine that it behaves as the simulator intended. In short, it is "debugging" the computer program. During the verification process, the model may be driven by real or imaginary data, but is usually driven by simplified data so that the modeler can follow the logic of the model in detail by hand calculations. We verified the IAPS model components by using a detailed trace which printed the occurrence of each event in chronological order and the value of any variable whenever it changed. Further discussion of verification techniques can be found in standard simulation texts such as those by Shannon [SHA75], or Fishman [FIS73].

Verification is to be distinguished from <u>validation</u>, which is the act of comparing the model to the existing system. As a part of our IAPS simulations, we compared the IPSS output statistics from the model of the standard IBM 360/30 to data collected at the

Ft. Stewart DDC on 2 August 1979 during an actual run of the SIDPERS application system. Results are presented in Table 7-1. All times are in minutes and seconds.

The first three rows of Table 7-1 give the actual data collected at the Ft. Stewart DDC and used for validation purposes. The first row gives the elapsed time for each job step (PlA, PlB, PlC, and PlG) and the total elapsed time for all four job steps, the source of this data being the SYSLST. Since we did not model the operating system, we adjusted the elapsed times of row one by an estimated time which represented the operating system's I/O to the SYSRES pack. The amount of SYSRES I/O was again known from the SYSLST. The adjusted elapsed times, row two of Table 7-1, thus provide the primary data for validation purposes. Operator console times, row three of Table 7-1, provide a secondary source of validation data. These times were computed by actually counting the number and lengths of messages on the console log from the 2 August SIDPERS run, and by using our observation of console speed, namely 11 characters per second and approximately 1/2 second for carriage return. (IBM rates their 1052 console at 14 characters per second, but our observations and timings indicated otherwise.)

Other types of system data useful for validation purposes include CPU busy and idle times, other resource utilization, and queueing information. Due to the lack of job-step accounting we were unable to obtain any validation data other than that in Table 7-1. It is also recommended that validation data be collected from more than

Table 7-1. Validation Results

	SIDPERS Job Step				
	PlA	PlB	P1C	P1G	Total
2 Aug '79					
Elapsed time (minutes: second) Elapsed time less	4:59	2:33	9:23	3:49	20:44
RES I/O	4:17	2:13	8:04	3:16	17:50
Operator Console* (computed)	1:40	:45	:30	:41	3:36
IPSS Model					
Elapsed time	4:12	1:59	8:0	3:8	17:19
% difference	-2%	-10%	-0%	-3%	-3%
Operator Console	1:35	:54	:25	:41	3:35
% difference	-5%	+20%	-17%	+0%	5%

*at 11 characters/second and 1/2 second carriage return

one run of SIDPERS, and if such data is used for model <u>calibration</u> purposes, that a second independent set of data be collected for validation purposes. Due to lack of time and the difficulty of obtaining such data, we were unable to obtain more than one set of data. Our identification of data sources (Table 4-1) should ease data collection in future studies.

Table 7-1 also gives IPSS output statistics of elapsed time and console times for the model of the IBM 360/30, plus percent difference between the validation data and the model data. As can be seen, everall elapsed time differed by only 3% and console time by less than 1%. Based on the limited data available to us, we accepted our model as valid.

7.2 ANALYSIS OF SIMULATION RESULTS

The main statistic of interest in our simulation study was job (and job-step) elapsed time. These results are presented in Tables 7-2 and 7-3.

Table 7-2 presents the simulation elapsed time per job step and the total elapsed time for all four job steps for four variations on the IBM 360/30 system and two variations on the Honeywell system. All of the decreases in elapsed time except for B2 over B1 are to be expected, judging by the hardware characteristics and comparisons presented in Tables 5-1 through 5-4. The decrease in elapsed time of B2 over B1 (about 1 minute, 4 seconds) is due to a different placement of certain files. In its first four job-steps, SIDPERS has 8 tape files, and models A1, A2, A3, A4 and B1 model these files

Table 7-2. Simulation Elapsed Time per Job Step (minutes:seconds)

	SIDPERS Job Step				
Experiment	PlA	P1B	P1C	P1G	Total
Al- Standard CS ₃	4:12	1:59	8:0	3:8	17:19
A2 - fast disk	4:12	1:53	7:30	2:45	16:20
A3 - fast console	2:38	1:05	7:36	2:27	13:46
A4 - both	2:38	1:0	7:05	2:04	12:47
B1 - DAS ₃	1:24	0:42	2:22	1:08	5:36
B2 - DAS ₃ (2 tape, 3 disk)	1:02	0:22	2:21	0:47	4:32

Table 7-3. System Comparison

	Alte	ernate System	
Base System	System**	Alternate System time/Base System time	SIDPERS Run-time on Alternate System * (hours:minutes)
A1	В1	.32	2:34
(Standard CS ₃)	В2	.26	2:05
	A2	.94	7:31
	۸3	.80	6:24
	A4	.74	5:55
A4	B1	.44	3:31
(CS ₃ with fast console and 3330 disk)	В2	.35	2:48

*Assumes a base system run time of $8~\mathrm{hours}$

^{*}B1 - Honeywell Level 6 Model 47 (DAS₃)
B2 - DAS₃ with 2 tape, 3 disk units
A2 - CS₃ upgraded by 3330 disk
A3 - CS₃ upgraded by fast console
A4 - CS₃ with both 3330 and fast console

as tape files. For model B2, however, the last six of the tape files are placed on disk. (The remaining two tape files are the SIDPERS input transactions.) As can be seen by examining Tables 5-1 and 5-2, the average time to transfer a block of data is faster for disk than for tape.

Two things should be kept in mind when examining Table 7-2. First, we did not model the availability of storage space. No claim is made that any configuration (especially B2) will be adequate for the storage of SIDPERS files. Second, we assumed that all tapes are premounted and that the operator takes no more than 10 seconds per job-step to respond to console messages. These two assumptions are consistent with our observations at Ft. Stewart. However, premounting of tapes may become more difficult on a faster system (e.g., B1) or impossible on a smaller system (e.g., B2 with only 2 tape units).

Keeping these limitations in mind, plus the restriction of our model to the first four jobsteps of SIDPERS, we can make a few tentative conclusions based upon Table 7-2. We see that the best upgrade of the ${\rm CS}_3$ system, namely A4, improved performance in terms of elapsed time by approximately 25%. On the other hand, either of the two ${\rm DAS}_3$ configurations improved performance by approximately 70% or more.

Table 7-3 presents a comparison of system Al to its alternates, and a projection of SIDPERS run time. For example, the first four jobsteps of SIDPERS ran on system Bl in 32% of the time required on Al.

If the first four job-steps were representative of all of SIDPERS, then we would predict that an 8 hour SIDPERS run on Al, the IBM 360/30, would take 2 hours and 34 minutes on Bl, the Honeywell Level 6 Model 47 (with 6 disk and 6 tape units). We emphasize that the right-hand column of Table 7-3 should not be taken as a firm prediction, but is merely for illustrative purposes. Such a prediction could only be made after modeling all or at least a substantial portion of SIDPERS. Table 7-3 also contains comparisons of the "best" upgraded version of Al, namely A4, to the two Honeywell configurations, B1 and B2.

The results in Tables 7-2 and 7-3 are illustrative of the type of results and comparisons that can be made when evaluating computer systems. Similar comparisons could be made of other quantities of interest, such as resource utilization, queueing times for resources under contention, and response time in an interactive environment.

7.3 ADDITIONAL EXPERIMENTS PERFORMED

To demonstrate the ease of model building after a library of model components is in place, we made a number of additional simulation runs.

The purpose of the first set of runs was to investigate the variability of the estimate of elapsed time due to the random elements in the model. In all experiments, random access was modeled by picking the next record to be read (or written) in a random fashion, by making use of the GGU3 random number generator, a routine in the IMSL mathematical and statistical subroutine package which is documented in [LEA73]. Another source of randomness was the random placement of files on disk when their

placement was unknown. The result of these and other uses of the random number generator is to make the estimate of elapsed time a random variable.

For experiment A1, three independent runs were made using three independent sources of random numbers. (Run 1 in each case is the run presented in Table 7-2.) The results are presented in the first 3 rows of Table 7-4. As can be seen, elapsed times for runs 1 and 3 were identical (when rounded to the nearest second), and the elapsed time for run 2 differed by only 1 second in job-step P1C. This lack of variability of the estimate of elapsed time increases our confidence in its precision. Table 7-4 also presents the results for 2 independent runs each of experiments B1 and B2. Similar conclusions can be drawn from these results.

The purpose of the second set of runs (A5, A6, A7, and A8) was to demonstrate the ease of building models from an existing library. All of the eight additional runs in Table 7-4 were made by recombining existing elements of the library, and took less than one hour to submit from an interactive terminal using the technique illustrated in Figure 3-4. All four of these models represented upgrades of the CS₃ system (A1). In experiment A5, the 2314 disk units were replaced by 3340 disks. In A6, the memory cycle time was reduced by 50% to measure the effect of doubling CPU speed. In A7, six of the eight tape files in the first four jobsteps of SIDPERS were placed on disk, so that model A7 faced the same loading as did model B2. Finally, model A8 was identical to model A4 but its loading was that of A7 and B2.

Table 7-4. Simulation Elapsed Time per Job Step

	n	SIDPERS Job Step (Elapsed time in minutes:seconds)				
Experiment	Run	PlA	P1B	P1C	P1G	Total
Al	1	4:12	1:59	8:0	3:08	17:19
	2	4:12	1:59	7:59	3:08	17:18
	3	4:12	1:59	8:0	3:08	17:19
B1	1	1:24	0:42	2:22	1:08	5:36
	2	1:24	0:42	2:22	1:08	5:36
B2	1	1:02	0:22	2:21	0:47	4:32
	2	1:09	0:22	2:24	0:47	4:42
^		4:12	1:51	7:17	2:39	15:59
A6		3:25	1:46	5:04	2:30	12:45
A7		3:35	1:41	7:31	2:47	15:34
Α8		1:57	0:40	6:35	1:41	10:53

 $^{^{\}star}$ A5 - A1 with 3340 disk

 $[\]Lambda6$ - $\Lambda1$ with memory cycle time reduced by 50%

A7 - A1 with 2 tape files (loading identical to that for B2)

A8 - A4 with 2 tape files

Again we emphasize that the systems modeled whose results are exhibited in Table 7-4 were chosen only to illustrate the case of model building when using the IAPS methodology and the types of results which a valid simulation can give a decision-maker.

8. SUMMARY OF PROJECT ACTIVITIES

Three people were assigned to this project for the methodology and model building tasks. In addition, IPSS maintenance support was provided by a half-time undergraduate student. Work began on approximately 14 June 1979 and continued through 14 September 1979. The IPSS models of the IBM and Honeywell computer systems were developed, verified and validated as of 21 August 1979.

Excluding the half-time student, a total of 189 man-days were authorized for this project, of which approximately 180 were used. Table 8-1 provides a breakdown by major category. Twelve days were spent in developing the methodology and 24 in determining what validation data was available at which computer installations. This is considered to be a one-time cost. The User activities took 18 man-days, exclusive of documentation. The Modeler activities consumed 38 man-days, 25 of which were in examining SIDPERS. Fifty-six days were spent developing the IPSS code for the IAPS methodology, and 5 days were spent at the IPSS Analyst level of detail. Documentation consumed 21 days and project start-up used 5 days.

Table 8-2 compares the current research project with estimated maneday costs for several different continuing projects of similar increasing acope. The first column gives the actual man-days for the current project, and as taken as one Table 8-1. Our first projection as for a project will be would essentially be a continuation of the current project. If the first desired to annualditional simulations with already expection members of the laboration of wanted to consider additional minor carriers as one the standard Management, we project

Table 8-1. Breakdown of Project Activities

Methodology	
o Design of IAPS methodology	12
o Determine availability of validation data	24
	36
<u>User</u>	
o Determine architectures and variations to be modeled	2
o Execute IPSS models from libraries	1
o Validation	5
o Analysis and Evaluation	10
	18
Modeler	
o Characterize IBM 360 Model 30 in IPSS	4
o Characterize Honeywell Level 6 in IPSS	9
o Develop SIDPERS processing characteristics (site visit, study COBOL programs and console	
logs and SYSLIST and tape DITTO, encode data)	25
	38
Simulator	
o Develop IPSS routines to input application processin tables	g 10
o Develop 1PSS routines to process application processing tables	21
o Code and verify the overall structure of the IPSS model	25
mode1	56

Table 8-1 Continued.

PSS Analyst e Study the internal logic of IPSS on a specialcase basis 5 Miscellaneous o Project start-up time o Documentation 21 27

Table 8-2. Man-Power Analysis and Projection

		Projections in Man-Days				
Activity	Current Research Project	Further CS ₃ , DAS ₃ SIDPERS Evaluation	Evaluation With All of SIDPERS	Different Hardware and Software	Operating System, CS3 DAS3	
Methodology	36	0	0	0	30	
User	18	10	10	15	15	
Modeler	38	0	20	40	45	
Simulator	56	0	0	15	50	
IPSS Analyst	5	0	0	0	5	
Start-Up and Documentation	27	10	10	10	25	
Total Man-Days	180	20	40	80	170	

a man-day cost of 10 days for running the simulations and analyzing the results, plus 10 days for start-up and documentation.

The second project we consider, of slightly greater scope, consists of comparing the CS₃ and DAS₃ systems with all of SIDPERS as the workload. Modeler activities would consist of a projected 20 days to examine the relevant COBOL application programs and to translate the sequence of I/O processing into the IAPS Application Processing Table, to collect the necessary data and to encode it into the System File Table and Application File Table; and finally to add these new members to the library. User activities would then consists of a projected 10 days for making runs and analyzing the results, plus 10 days for documentation.

The third project involves the development of the capability to model hardware other than the CS₃ and DAS₃ systems, and to model additional application software such as STANFINS. The addition of new hardware capabilities would require a projected 20 days of Modeler activities and 15 days of Simulator activity. Specific tasks to be performed would include characterization of the new hardware, data collection, coding of the data into IPSS statements, the writing of a channel program, and the addition of these new members to the library. The modeling of additional software would be a project of approximately the same scope as the second project. In summary, this third project, with a total of 80 projected man-days, would be of a scope similar to the current project, but would require 100 fewer man-days of effort because of our previous development of the IAPS methodology and the pre-existing library of model components

which represent application (I/0) processing and thus can be used with any hardware configuration or any new application software.

The fourth proposed project consists of extending the currently existing models to include operating system components. The current models do not include a representation of the operating system. New methodology would have to be developed, taking a projected 30 man-days and involving persons highly familiar with the operating systems for the IBM 360/30 (namely, DOS-E) and with that for the Honeywell system. Modeler, Simulator, and IPSS Analyst activities would require a projected 100 man-days. Specific tasks would include extensive consultation with operating system experts and data collection, plus the development of IPSS code to represent the operating system. User activities to run the model, validate it, and evaluate the output would take a projected 15 days, plus a projected 25 days to document the new members of the library and the simulations performed. At least 90 of the total projected 170 man-days would be one-time costs, after which the operating system model components would be available in the model library for future use.

Provided that an extensive library of model components were built up and maintained, future projects of the scope discussed here would tend to take less time than projected. The building and maintaining of a large and extensive model library of various hardware and software components is the key to providing timely answers to those questions which can be addressed by simulation.

9. SUMMARY AND CONCLUSIONS

SUMMARY

This project was an intensive, short-term research and development effort focused on the simulation of computer systems for the U.S. Army Computer Systems Command. Specifically, we addressed the problem of providing a model development tool which would be responsive to meeting Command simulation objectives. This required a methodology for model development, use, and analysis which would be easy-to-use, widely applicable to many types of computer systems, amenable to change, and time-efficient.

We designed, developed, implemented, and tested a methodology to meet these objectives. Our methodology, called IAPS (IPSS Application Processing System), structures the modeling process into hierarchical levels which identify specific tasks in the modeling cycle. These levels are named for the person or persons who are responsible for the activities defined within a level. A User is responsible for the overall evaluation effort. He produces an evaluation of a specific computer performance problem through (a) interactive model building in an easy question and answer format (which results in the submission of a model for computer execution) and (b) analysis of the results. The procedure for building a model uses building-block components from a model library. The role of the User presupposes that a Modeler has provided the appropriate

library. The Modeler characterizes computer hardware, the software for application processing systems, and the data files. These latter two elements are characterized in a language that we designed and implemented as part of this project. In the role of Simulator, we also wrote the program which translates these characterizations into performance statistics. The Information Processing System Simulator (IPSS) language served as our base. IPSS provides specially designed built-in hardware and software language statements which greatly facilitated our programming task. We completed the Simulator's task for a large class of application processing systems. Further effort, however, is required for modeling advanced features such as data base management systems, operating system functions, and teleprocessing.

This methodology was applied to an existing U.S. Army software system (SIDPERS) run on several IBM and Honeywell computer configurations.

As Modelers, we visited an operational computer installation and collected data on a SIDPERS daily cycle. We also determined performance specifications on the IBM Model 30 computer and the Honeywell Level 6 minicomputer. This software and hardware data was encoded into IAPS source statements. Then, as Users, we built models using our interactive approach and conducted a set of experiments to analyze the performance of several architectural variations, all executing with the standard SIDPERS workload. We verified and validated our model of SIDPERS and its execution environment (an IBM 360 Model 30 computer). We then projected execution times for SIDPERS on a Honeywell Level 6 minicomputer. Our results reflect the faster CPU and peripherals of the Level 6 minicomputer.

We varied the type and speed of the peripherals on both systems to demonstrate the responsiveness capabilities inherent in our IAPS methodology. Our primary measure in evaluating these alternative configurations was total elapsed time to run the SIDPERS job. We also obtained queuing and resource utilization statistics since these are automatically generated by IPSS.

CONCLUSIONS

The objective of this project was to produce a model building methodology for simulating U.S. Army computer hardware/software systems. The project definition required a demonstration of our methodology by building models of an existing as well as a future U.S. Army computer system.

We designed our methodology based on our perception of current Army simulation needs. We implemented the methodology using the Information Processing System Simulator (IPSS), and we tested it using a subset of the programs in the SIDPERS basic cycle. Two major conclusions can be drawn from our efforts. One relates to the use of IPSS in modeling U.S. Army computer systems, and the other relates to the IAPS methodology for expressing application processing software and files. We conclude that IPSS is an appropriate tool for simulating the type of computer systems found within the U.S. Army. These systems are typified by a single processor, supporting either uniprogramming or multiprogramming, with I/O oriented COBOL file processing applications. IPSS incorporates special language features for characterizing computer bardware and files which make it especially

suited for the performance modeling and evaluation of these systems.

The IPSS "service" concept helps the Simulator to produce a structured solution to complex model design problems.

The IPSS methodology and language proved to be relatively easy to learn and use. Two of the three researchers involved in this project had no prior IPSS modeling experience. With a few tutorials and IPSS models as a guide, they became productive IPSS modelers in a short period of time. The services of an IPSS expert, however, were required throughout the project.

Although IPSS is a prototype system, no IPSS source code had to be changed to generate the results produced in this report. We did identify enhancements, however, and these are detailed in the next section.

Our second major conclusion is that the IAPS methodology, and our implementation of its concepts, is an appropriate and useful method for characterizing U.S. Army computer hardware/software systems. Using IAPS, we were able to represent many types of file processing quickly and easily. In addition, the representation of computer hardware and the use of this hardware during file processing is one of the recognized advantages of IPSS.

We specifically designed IAPS with the objective of flexibility, generality, ease of use, and responsiveness. We tested and revised the methodology and the implementation during the project to more completely satisfy these objectives. We demonstrated flexibility and generality by modeling two different types of computer systems and several hardware variations. We incorporated ease of use by a library building

block approach to model synthesis and an interactive dialogue. We verified the responsiveness of the IAPS methodology by modeling some of the variations on short notice.

RECOMMENDATIONS

Our recommendations focus on three areas. First we present our recommendations for (1) further development of the IAPS methodology; (2) use of the methodology by the Computer System Command for further modeling of computer systems; (3) enhancement of the IPSS system itself.

IAPS Recommendations

Our experience as a User of the IAPS methodology suggests that it could be extended to allow a more sophisticated dialogue during model synthesis. We recommend the generation of library members from parameters input by the user. For example, the User could enter a small number of parameters for a sort operation, and the IAPS could generate the appropriate library member for this particular sort file processing. This enhancement would speed the modeling process by increasing the flexibility and generality of the library members. In addition, the interactive model synthesis could have an option such as "tutorial mode" to guide the novice model builder in great detail through every step of building a model from the model library. Such an addition to IAPS would greatly increase its ease of use and make model building a self-taught procedure.

The IAPS methodology could also be extended to include the simulation of data base management systems, operating system processing

and networks of computers. These would increase the scope of the methodology as well as the accuracy of the results obtained.

In addition, the IAPS methodology could be enhanced to allow the Modeler to represent computer hardware as he now represents computer files. This would allow greater flexibility in accommodating variations of hardware characterizations during experimentation.

Recommendations on the Use of IAPS

We recommend a continuation of the modeling effort which began with this project. In particular, we recommend modeling more of the SIDPERS basic cycle in order to further test the methodology and to verify our projections. This study should produce insights into selecting representative subsets of large systems for modeling and analysis.

We recommend the establishment of model libraries incorporating common computer architectures and software systems. This will enable the Computer Systems Command to respond quickly to future simulation needs.

We also recommend an IAPS simulation study be undertaken which involves a hardware modification. This would involve simulation and measurement of the system before and after the modification. This type of study would provide insights into the computer modeling process as well as a validation of the IAPS approach. The result would be increased confidence in the results of this type of simulation study.


IPSS Recommendations

With minor exceptions, IPSS proved to be a useful and appropriate tool for our modeling purposes. Many of our recommendations for the improvement of IPSS are already recognized and are in the process of being remedied. In particular, we make the following recommendations:

- 1. IPSS contains few implemented features for modeling CPU activity. Since circumstances did not permit us to model the CPU in any detail, this problem did not have a major impact upon our project, but may indeed affect any future modeling projects.
- 2. We were forced to rely on existing models and statement parsers to determine which options of the IPSS source code have been implemented. We were provided with a preliminary copy of a document that would remedy this situation, but its numerous errors rendered it useless. The corrected version of this document should be published, however, in the near future.
- 3. IPSS provides only 10 seeds to a random number generator and better random number generators are known to exist. This limits the number of independent experiments one can run to 10. We included a better random number generator and programmed a routine to accept a seed as input to the model and write out the last seed on model termination. These changes should be incorporated as a standard part of the IPSS package.
- 4. IPSS does not allow the modeler to save the load module and to execute the load module as a separate job (IPSS abnormally

terminates when we tried this). As a consequence, every time an experiment is to be performed, the IPSS source language compilation and Fortran source language compilation process must occur. This consumed at least one minute CPU time for our models. We wrote special routines to bypass this problem. These routines should be incorporated as a standard part of the IPSS package.

- 5. We could not conveniently model concurrent activities since the IPSS automatic save/restore feature was not present in our copy of IPSS.
- 6. We could not declare data sets with a BLOCK reference unit due to an error in the Fortran built-in \$CRDS routine. However, we were able to work around this error.
- 7. IPSS does not automatically collect statistics on UNIT
 RECORD or UNSPEC type devices. CREATE DATA SET and GET
 ADDRESS are two very useful IPSS built-in routines that
 only work on disk and tape devices. We modeled the
 operator's console as a Tape device to easily generate
 the utilization statistics we wanted.
- 8. A final area of possible enhancement of IPSS lies in the presentation and choice of statistical results. If desired by the user, quantities such as elapsed time should be converted from the simulation time unit (e.g. milliseconds) to hours, minutes, seconds. It also should be possible to have results tabulated and printed both cumulatively and over user specified intervals. We modeled SIDPERS at the



LIST OF REFERENCES

- ADL75 Adler, M., M. Wright, B. Conway and D. Carroll. 1975.
 SIDPERS Computer Simulation Model. Technical Documentary
 Report, U.S. Army Computer Systems Command. USACSC-AT-75-05.
- BRO77 Brownsmith, J.D. and L.S. Chandler. 1977. Technical Report to the U.S. Army Computer Section Command.
- DEL77 DeLutis, T.G., J.D. Brownsmith and J.S. Chandler. 1977. An IPSS Model of SIDPERS/IDMS. Technical Report to the U.S. Army Computer Systems Command.
- DEL77 DeLutis, T.G. 1977. A Methodology for the Performance Evaluation of Information Processing Systems. Final report to National Science Foundation, OSIS GN 36622.
- DEL78a DeLutis, T.G. 1978. Information Processing System Simulator (IPSS): Syntax and Semantics, Volumes 1 and 2, working document to NSF Grant 36622.
- DEL78b DeLutis, T.G. 1978. A Simulation Language for Evaluating Information Processing Systems from a DBMS and User Perspective: Extensions to the Information Processing System Simulator. Technical Report to the U.S. Army Research Office.
- FIS73 Fishman, G.S. 1973. Concepts and Methods in Discrete Event Digital Simulation. Wiley.
- LEA73 Learmonth, G.P. and Lewis, P.A.W. 1973. Naval Postgraduate School Random Number Generator Package LLRANDOM, NPS55LW73061A, Naval Postgraduate School, Monterey, California.
- MIH76a Mihram, G.A. 1976. Four Questions Regarding the Credibility of Simulation. Modeling and Simulation 7(2): 1225-1230.
- MIH76b Mihram, G.A. 1976. Four Further Questions Regarding the Credibility of Simulation. Modeling and Simulation 7(2): 1231-1234.
- ROS78 Rose, L. 1978. Computer Systems/Database Simulation.
 Technical Report to the U.S. Army Computer Systems Command AIRMICS.

- ROS79 Rose, L. 1979. 1PSS: A Language and Methodology for Information Processing System Simulation. Simulation Management Workshop, Atlanta, Georgia, p. 142-174.
- SCH77 Schaaff, H. 1977. Description of the VIABLE Transactions for the DIMUI Model. USACSC.
- SID76 SIDPERS User Manual. 1976. SIDPERS Guide for Commander and Staff. DA Pam 600-8-8.
- SID79 Standard Installation/Division Personnel System (SIDPERS)
 Operations and Scheduling Manual DOS version. 1979.
 United States Army Computer Systems Command. USACSC
 Manual 18-1-B-AAc. Volume III (DOS).
- SHA75 Shannon, R.E. 1975. Systems Simulation, the Art and the Science. Prentice-Hall.
- SWE76 Swenson, H. et al. 1976. Simulation of the Six Standard Army Multicommand Management Information Systems (update). Part I final report SIDPERS. SAI COMSYSTEMS, McLean, Va. Technical Report to the U.S. Army Computer Systems Command.
- VAN69 VanHorn, R. 1969. Validation. In the Design of Computer Simulation Experiments (Ed.: T.H. Naylor). Duke University Press. Durham, North Carolina.
- WHI179 Whitaker, R.M. 1979. Meeting Among Representatives of AIRMICS, Contract Researchers and QAD. Memorandum for Record. 2 July 1979.
- WHI79 White, P. 2 July 1979. Memorandum to Director, Quality Assurance, AIRMICS.

APPENDIX A

AN OVERVIEW OF THE INFORMATION PROCESSING SYSTEM SIMULATOR (IPSS)

This Appendix highlights the IPSS methodology for characterizing salient features of information processing systems, the IPSS simulator, and the IPSS execution facility. This Appendix was extracted from previous reports prepared by Dr. L. L. Rose, Assistant Professor, The Ohio State University (ROS78, ROS79).

A.1 THE IPSS METHODOLOGY

IPSS provides a methodology which, although specific to computer systems, is general in nature, and quite flexible. It affords the user a viewpoint from which he can construct a simulation model of any computer system at any level of detail desired. This methodology separates the characterization of a complex information processing system into separate, inter-connected components. It gives structure and direction to the user, who has the difficult task of defining just what it is he wishes to model.

Figure A-1 illustrates the role of the IPSS methodology in the design and simulation of an information processing system. We observe that IPSS provides the modeler a top-down approach to the definition of models. At the top of this figure we denote the loose connection of user system knowledge into a set of data and concepts that describe the Information System. This definition may be concise and complete, showing complete knowledge of the system and processes to be modeled; it may be very vague in all respects; it may be specific with regard to certain aspects and non-specific with regard to other aspects of the information system. It is the role of the IPSS methodology to enable the modeler, who possesses varying degrees of information about the information system, to construct a model at appropriate levels of detail to satisfy his modeling needs.

The IPSS methodological view is to characterize any information




Figure A-1. The IPSS Methodology

processing system as a collection of four discrete but interfacing components. As illustrated in Figure A-1 these components are:

1) services and inter-service procedures, 2) hardware resources and configurations, 3) data base resources and configuration, and
4) user workload. These four component definitions are sufficient to characterize any information processing system; in particular, computer-based information systems or manual systems can be described.

Services and Inter-Service Procedures

The identification and definition of services and inter-service procedures is an important IPSS contribution, and separates its methodology (and subsequent modeling activities) from other systems such as DIMUI and CASE. A service procedure defines a task manual or automatic - associating all related actions and times to complete the task. In a computer-based system, this component corresponds to the definition of all system software facilities, to include user application programs, the operating system, and the data management system. Service definitions, of course, are constrained to the level of detail required by the modeler or to the level of knowledge of the modeler. This is true of all four component definitions, and forces the modeler to realize the level of detail appropriate, and to obtain additional information, if required, to properly define each component. Note that no computer programming is being performed at this time; we are structuring the model to be defined and isolating user information into the

appropriate sets of <u>component knowledge</u>. In any computer programming activity, too much emphasis cannot be placed on structuring the prototype, for correct and appropriate structure can be followed by easy implementation which, by design, should reflect the needs of the modeler.

Hardware Resources and Configuration

The hardware resources and configuration component directly reflects the hardware system to be modeled. This component defines the CPU, primary storage, tapes, discs, drums, printers, terminals, channel controllers, etc., and all hardware interconnections. Again, the level of detail required is that appropriate to the goals of the modeling activity.

Database Resources and Configuration

The database resources and configuration component defines the logical database of the system to be modeled, to include schemas, file characteristics, database access capabilities, and user data access and data manipulation facilities. This component can reflect a current system with normal non-integrated file management or a future system with fully integrated data management capabilities.

User Workload

Last, but certainly of great importance, is the user workload component. It is here that one characterizes the workload to be placed on the simulated system, to include workload description, timing of inputs, files referenced, etc. This completes the structuring of the user's knowledge of the information system and

can be defined functionally or statistically.

A global view of the resultant component is as follows: work (input) to the information processing systems emanates from the user workload and requires certain services. These services may require other services (inter-service procedures) to perform the work required. Whenever database accesses are required, the database resources and configuration component defines and simulates logical data flow while the hardware resources and configuration component simulates the resultant physical data flow. This is the user's view of the information flow process at the conceptual level, structured into components by the IPSS methodology.

A.2 THE IPSS MODELING FACILITY

Given the user's component knowledge as structured by the IPSS methodology, this is transformed by the modeler into model knowledge using the IPSS modeling facility. This portion of IPSS also provides structure and modularity to the model definition, but at a realizable level, as opposed to the conceptual level of component knowledge. The result of this transformation from component to model knowledge is an IPSS-defined simulation model that can be executed by the IPSS execution facility.

There are six model components which comprise the resultant defined model. Given the separation of user knowledge into the four conceptual components defined previously, it is a straightforward task, conceptually, to define the six IPSS model components

which describe system resource, storage structure, database access, data structure, request stream and model director. To actually implement these modules represents a non-trivial, sophisticated effort that requires not only a good understanding of the system to be modeled, but also a complete understanding of how to effectively simulate all of the concepts and interactions of the process to be modeled.

IPSS provides a general simulation language and host environment to ease this task for the modeler. The <u>Model Director</u> is supplied for the user, and, in effect, directs the simulation defined by the other five model components. It handles the time clock, and the events queues, and all arrivals and departures from the system during model simulation. CASE and DIMUI effectively pre-define the entire simulation model (especially the system resources model component). This results in much less understanding about the model; it is the IPSS premise that a modeler cannot effectively use a simulation model that he does not understand.

As a result, IPSS offers a set of language constructs so that the user can, with relative ease, define all important aspects of the simulated activity. Using the IPSS statements, and any additional FORTRAN the user may desire, a FORTRAN model is output from the IPSS translator which can be executed to produce statistics. Additional FORTRAN statements are utilized by the modeler to either add statistics unavailable from IPSS or to model concepts not realized by the IPSS language constructs. In most cases, little additional FORTRAN is required as

IPSS provides a rich set of language constructs with associated statistical capabilities.

The top-down, modular approach provided by the IPSS enables the user to define, using IPSS/FORTRAN statements, five separate model components to characterize the system to be modeled. These are summarized below:

1. System Resources - Contains definitions for all information system resources (hardware and software) and all system tasks (application and operating system). This component forms the basic discrete event digital simulator for the information systems model under investigation. Included in the SYSTEM (system resources component) is the IPSS supplied clockwork mechanism to schedule and control simulated events and to determine when the simulation is to terminate. The clockwork logic is based on the next most immediate event philosophy for controlling discrete event digital simulations.

IPSS statements which ease the modeler's task of defining all of the system resources pertinent to the simulation desired include: Access Mechanism, Area, Buffer Pool, Central Processor, Control Unit, Data Channel, Data Set, Device, Endo Service, Exo Service, I/O Processor, Main Storage, Path, Procedure, Queue, Reference, Semaphore, Task, and Volume statements.

2. Storage Structure - Describes an information system's physical data base storage structure and its space management policies. The STORE (storage structure) component interfaces with the SYSTEM component in three ways. First, it references

SYSTEM to obtain Device and Volume facility definitions. Second, it supplies SYSTEM with Data Set facility definitions. Third, it translates secondary storage references specified as a displacement within a data set's logical address space into physical addresses within the secondary storage address space. Prior to a simulation, associations must be specified for the Data set, Organization Method, Device and Volume facilities. A STORE Organization Method facility can be associated with a multiple number of SYSTEM Data Set facilities. The opposite is true for the Device and Volume facilities. STORE Organization Method facilities are the templates from which the equated SYSTEM Data Set facilities derive their definitions during a simulation. The transfer of definitions between components is accomplished via the execution of the CREATE DATA SET Statement. The space management descriptions in STORE are used to calculate secondary storage addresses dynamically during a simulation based on facility definitions specified in each component and on the changes of these facilities during the course of the simulation.

IPSS statements provided to help the modeler define the Storage Structure Component include: Area, Segment, Organization Method, Extent, Record Type, Device, Procedure, Reference, and Volume.

3. Request Stream - Characterizes the information system's service request stream. It is responsible for the generation of all exogenous events for a model. Whereas SYSTEM contains facilities which characterize the processing requirements for each service offered by an information system, the request stream component (REQUEST)

defines the arrival of requrest for these services. IPSS converts these times into a composite arrival time stream.

The modeler thus defines exogeneous events, and IPSS eases
this task by offering the Exogenous Event statement and the Procedure
Statement should the modeler desire to define inter-arrival times
functionally.

4. <u>Data Base Access</u> - Contains the definitions of all the resources required by the DBMS. These include the hardware resources of buffers and user work areas as well as application programs and DBMS software.

All DBMS related entity-type facilities are defined within the component. The Data Base Access Component (ACCESS) is similar to the SYSTEM components in that it contains its own simulation clockwork mechanism similar in purpose to the one belonging to the REQUEST component.

IPSS statements particular to the Data Base Access Component include: DMI. Service, Realm, Schema, Record Origin, Semaphore, Task, and Queue.

5. <u>Data Base Structure</u> - Provides the modeler with a set of facilities which allows the definition of logical data structures and the characterization of relationships among them. This can be applied to a variety of DBMS architectures and application environments. The Data Base Structure component (STRUCTURE) permits the modeler to investigate the effects on system behavior caused by alternate set, record type, and access path definitions. The definitional facilities provided allow the modeler to investigate a wide spectrum of logical data structure organizations and allocation policies.

Within the Data Base Structure Component are IPSS statements to enable the modeler to define the following important database constructs:

Realm, Schema, Extent, Record Type, and Set.

A.3 THE IPSS EXECUTION FACILITY

The six IPSS model components discussed in the previous section (MODEL being pre-defined while SYSTEM, STORAGE, REQUEST, ACCESS, and STRUCTURE are user-defined with the aid of IPSS language constructs) comprise the input to the IPSS Execution Facility. It should be under tood, however, that this six-component model definition serves not only as necessary input to the IPSS Execution Facility. Of at least equal importance is the fact that the user has now created a documented, readable, understandable definition of the system to be modeled. The fact that this model is explicitly defined at user-determined levels of detail for each model component means that we have a hard copy description of exactly what the modeler wishes to simulate. No implicit assumptions (such as are contained in CASE and DIMUI) exist; hence user verification of the model can be accomplished much more effectively, and the entire modeling effort is at the level of detail desired by the modeler.

The IPSS execution facility carries out the simulation as defined by the six IPSS model components. This execution requires translation of IPSS statements into FORTRAN, link-editing of all required object modules, saving certain user-requested object/source modules in the IPSS library, and executing the resultant load module. Were the user required to define to the computer this multi-step job, a great deal of JCL (machine-dependent job control language) would be

necessary. In fact, both CASE and DIMUI require the user to create his own multi-step jobs, a non-trivial, machine-dependent task. The IPSS philosophy is to remove the tedium and complexity of JCL from the user; in fact, the user specifies no JCL whatsoever to execute an IPSS model. Thus IPSS must contain, within its own code, this JCL. We find this within the IPSS Nucleus, which is written in Assembler language. Hence we find that the IPSS is not completely portable, but only the Nucleus must be re-written to enable execution on another dissimilar machine.

A.4 THE IPSS STATISTICS

IPSS provides a modeler with a number of statistics concerning the behavior of modeler defined entities and IPSS supplied built-in information system services. Many output statistics are provided by IPSS automatically; others can be generated by the modeler's use of IPSS commands to start/end data collection on queues, facilities, services, etc. The IPSS-defined (automatic or modeler invoked) output statistics fall into eight general categories:

- 1. Operational Statistics,
- 2. Request Stream Statistics,
- 3. I/O Activity
- 4. Queueing Statistics,
- 5. Utilization Statistics,
- 6. Wait Statistics,
- 7. Service Statistics, and
- 8. Task/Activity Statistics.

Additionally, the modeler can employ the complete facilities of the FORTRAN language to develop his own statistics. Statistics are printed automatically at the conclusion of each model simulation unless explicitly inhibited.

APPENDIX B

IAPS SOURCE CODE

This Appendix contains examples of IPSS source code. Specifically, it contains a complete listing of the IPSS System Resources component for the IBM 360/30 (and all variants considered in this project). The System Resources component gives specifications and characteristics of all hardware components in the model. Following this are three examples of IPSS Services, which are used to represent software and application program I/O and CPU processing.

INFORMATION PROCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING

				DATE	E 08/28/79				
:	:		D TURNI	ARD IMAGE	INPUT CARD IMAGE	80	INPUT SEO-NO	ALT INPUT	MEMBER REF-NO
90	E IN	DEFINE SYSTEM RESOURCES: NAME	F = SID 360M30.	M30.		01000000	-		
		3 TI dWDD	E = YES.			0000000	8		
		D1 SP0S	SPOSITION = KE	KEEP;		0000000	n		
						0000000	•		
g.	OCEDE	PROCEDURE: NAME = TMENT. TYPE	11	SUBROUT INE:		00000000	ĸ		-
U	ĭ	MODFL OF - USACSC SIPPE	INDEPS OPEC SYSTEM	ING SYSTEM		09000000	٠		~
U	FC	FCR - U.S. ARMY COMPUTER SYSTEMS COMMAND	R SYSTEMS	COMMAND		0000000	7		m
U		WRITTEN BY - JOSEPH D.	BROWNSMITH	. JOHN S.	D. BROWNSMITH, JOHN S. CARSON II. AND	00000000	60		•
U		WILLIAM HO	WILLIAM HOCHSTETTLER			06000000	0		•
U	0	DATE - JULY-AUGUST 1979				00100000	0		•
U	Ĭ	HARDWARE - IBM 350 MDDF	MODFL 30			01100000	1.1		~
U	Z	NOTE - THIS MODEL IS WRITTEN IN THE IPSS LANGUAGE. IPSS	ITTEN IN T	HE IPSS LA	NGUAGE. IPSS	0000000	12		•
U		IS THE INFORMATION PROCESSING SYSTEM SIMULATOR	ON PROCESS	ING SYSTEM	SIMULATOR	0000000	13		•
U						000000	=		07
Ų	ĭ	THIS MODEL CENSISTS OF	OF THE FOLLOWING COMPONENTS	NOUMDD DNI	ENTS -	05100000	15		11
U	RFF	SERVICE /PROCEDURE	VDBGdV	INVOKES		09100000	91		12
U	*	NAVE	PAGE	CALLS	DE SCR IPTION	02100000	17		C 2
U	1		1	1		-00000180	18		•
Ų						06100000	61		15
U		SYSTEM RESCURCES	(10)	•	COMPONENT DEFINITION	0000000	20		16
Ü	2	COMMENT (PPDC)	(10)	ı	COMMENT S	0000000	21		1.1
U	~	INIT (FXS)	(26)	13.17	RD SYS FILE (FVI)	0000000	25		9.
U	4	START (FXS)	(00)	S.	STAPT APPL PROCESSINGBOOR38	N00000030	23		6
J	ι	CSN 1) Tedy	(11)	14.6.9	APPL PROCESSING	0000000	2.		20
:	•	10	5	ر. • • • • • • د د د د د د د د د د د د د		06			

Figure B-1. An Example of IAPS Source Code

INFORMATION PROCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING

DATE ... 08/28/79

MEMBER REF-NO	21	22	23	24	52	56	27	28	53	30	31	32	33	Ř	35	36	37	38	39	•	14	45	43	:
ALT INPUT																								
SEG-NO	25	56	27	28	8	30	31	32	33	*	35	36	37	38	39	0	7	45	43	;	\$₽	9	4.7	€
80	000 002 50	0000000	00000270	000 00280	ADDRES500000290	00000000	0000000	000000320	0000000	000000	000000	0000000	0000000	000 00 380	00000000	00000000	0000000	00000420	000000	0000000	000000	0000000	000000	0000000
INPUT CARD 14AGE	SYSTEM INTERFACE	APPL -> FMS MAPPING	USER PROC EXIT	FMS BUFFER MGM	GET DATA SET ADDRESS	FMS CHANNEL PGM	PRINT BUFFER STATS		READ APPL PROC TBLS	READ EXEC GROUP	READ 1/0 DEFINITION	PROCESS DELAY DEF	COMPONENT DEFINITION	DISK AREA FACILITY	DISK DATA SET FAC	TAPE AREA FACILITY	TAPE DATA SET FAC	COMPONENT DEFINITION	GET SYS FILE INPUTS	START APPL PROCESSINGOOOG440	COMPONENT DEFINITION			
CARD 144GE		=	ı	œ	į	01	•		1	16	•	•	ı	1	•	ı	•	1	ı	•	1			
•	(23)	(54)	(62)	(30)	(38)	(57)	(63)		(69)	(84)	(96)	(102)	(105)	(102)	(101)	(108)	(110)	(113)	(113)	(+11)	(115)			
	INTE (FNS)	FWAP (FNS)	LSER (FNS)	EUFMR (FNS)	GADRU (ENS)	CHOCM (ENS)	BUFST (FNS)		RSUF (PPGC)	RDGP (PROC)	100C (PROC)	DDC (PROC)	STORAGE STRUCTURE	DSY AR (FAC)	DDSI (FAC)	TAP AR (FAC)	TDS1 (FAC)	CKO EVENT STREAM	EVI (FXO EVENT)	EV2 (FXO EVENT)	MUDEL			RFT!JDA
	¢	^	œ	٥	01	1.1	13		13	<u>*</u>	15	91	17	-	6 7	53	21	5.5	23	24	52			Ŗ
:	U	U	U	v	J	U	U	U	U	U	U	U	U	Ų.	C	U	U	U	U	U	U	U	U	

m

PAGE

INFORMATION PRUCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING

INPUT CARD IMAGE 5060708080		SEO-NO LEV SEO-NO	MEMBER REF-NO
END: PROCEDURE:	000000	6•	•
	0000000	50	
	000000	51	
CENTRAL PROCESSOP: 10=CPU;	0000000	25	9
	0000000	53	
MAIN STORAGE: ID=MSTCR.	00000240	54	4.
S12E = 256000;	00000550	55	8
	0000000	56	
INPUT GUTPUT PROCESSOR: 10=(SELECT.2).	00000570	57	6
4AX TRANSFER RATE = 800000;	00000590	58	20
	0000000	59	
INPUT GUTPUT PROCESSOF: 10=MUX.	00000000	90	16
MAX TRANSFER RATE = 200000;	0 1900 000	19	25
	00000000	29	
CENTRG! UNIT: 10 = CU2314,	0000000	63	53
MAX TRANSFER RATE = 312000:	0 0 0 0 0 0 0 0 0	•9	8
	05900000	65	
ACCESS AFCMANISM: ID = (PK2314.8).	09900000	66	52
VOL JME = VL2316(1,8),	0000000	29	26
f,EVICF = 0.V2314;	0000000	68	57
	06900000	69	
VOLUME: 10 = (VL2316.3).	0000000	70	88
DEVICE = PV2214;	00000010	71	89
	00000000	72	
***************************************	9 B		

PAGE

INPUT CARD IMAGE	7080	I NPUT SEG-NO	ALT INPUT	NEMBER Ref – No
DEVICE: 1D = DV2314,	00000130	73		9
TYPF = DASD.	00000040	2		5
3LNCK SIZF = (VAHIABLF, MAX(TRACK CAPACITY)),	000000120	75		62
CYLINDERS = 200.	00000160	76		63
TRACKS PFR CYLINDEP = 20.	000000110	11		•
TRACK CAPACITY = (7294, CHARACTERS).	000000180	78		9
ROTATIONAL SPEED = 2400.	06200000	79		9
TPANSFER RATE = 312000.	00000000	90		67
SPACE OVERHEAD = 0.	01800000	10		6
CYLINDER ACCESS = PROC(CYLACC):	00000050	82		69
	0000000	83		
ACCESS MECHANISM: ID = (UK3330,8).	000000840	8		70
V)LUME = VL3336(1,8).	000000820	92		7
DEVICE = DV3330;	0960000	%		72
	00000810	87		
VOLUME: 10 = (VL3336.4).	00000000	88		22
PEVICE = DV3330;	06800000	68		2
	00600000	06		
DEVICE: 1D = DV3330+	01600000	16		£
TYPE = DASO.	0 2600 000	36		92
BLCCK SIZF = (VAPIABLE, MAX(TPACK CAPACITY)).	06600000	63		7.7
CYLINDERS = 404.	0 4600 000	\$		78
TPACKS PER CYLINDER = 19.	05600000	66		62
TRACK CAPACITY = (13030, CHAPACTERS).	09600000	96		0

DA IE 0872	08/28/79			
INPUT CARD IMAGE	6080	I NPUT SEG-NO	ALT INPUT	MEMBER REF-NO
ROTATIONAL SPEED = 3600.	0 2 6 0 0 0 0 0	46		8
TRANSFER RATE = 806030.	08600000	96		82
SPACE OVFRHEAD = 0.	06600000	66		83
CYLINDER ACCESS = PROC(CYL333);	0001000	100		8
	01010000	101		
CCNTACL UNIT: 10 = CU2804.	02010000	1 02		83
MAX TRANSFER RATE = 120000:	00001030	103		8
	00001040	104		
ACCESS MECHANISM: ID = (TP2401.6).	05010000	1 05		87
VOLUME = VL2401(1.6),	09010000	901		88
DEVICE = DV2401;	07010000	101		86
	00001000	108		
VCLUME: ID = (VL2401,6).	06010000	109		06
DEVICE = DV2401:	0011000	110		16
	01110000	===		
DEVICE: 10 = nv2431.	00001120	112		95
TYPF = TAPE,	00001130	113		93
DENSITY = 1600.	04110000	*::		*6
SPEED = 75.	00001120	115		98
1PG = .6.	09110000	911		96
STAPT STOP TIME = 13.	00001170	117		16
PLCCKSIZE = (VARIABLE, MAX(32767)).	08110000	1.19		86
FOGWARD FRASE LENGTH = 3.	06110000	119		66
DESTRUCTOR A SOS	00010000	120		9

PAGE

IMPUT CARD IMAGE	INPUT SEG-NG	ALT INPUT	MEMBER REF-NO
	00001210 121		
CCNTRCL UNIT: 10 = CU2821.	00001220 122		101
MAX TRANSFER RATE = 200000;	00001230 123		102
	00001240 124		
ACCFSS MECHANISM: ID = CR2540.	00001250 125		103
DEVICE = DV254R;	00001260 126		101
	00001270 127		
DEVICE: ID = DV254R,	00001280 128		105
TYDE = UR.	00001290 129		106
CYCLE TIME = 60.	00001300 130		107
3LCCKSIZE = (VARIABLE, MAX(80)),	131 01610000		108
HODE = SYNCHRONOUS.	00001320 132		109
BUFFERED = YES:	00001330 133		110
	00001340 134		
ACCESS WFCHANISM: 10 = CP2540,	00001350 135		111
DEVICE * DV254P;	921 09210000		112
	137 137		
DEVICE: 10 = DV254P,	961 00001380		113
TYPE = UR.	00001390 139		114
CYCLE TIME = 230.	00001400 140		115
PLOCKSIZF = (VAFIABLE, MAX(80)),	010000		116
MODE = SYNCHRONDIIS.	00001420 142		117
JUFFERED = YES;	00001430 143		118
	00001440 144		

INFORMATION PROCESSING SYSTEM SIMULATOR

STANDAPO INPUT STREAM LISTING DATE ... 08/28/79

INPUT CARD IMAGE	7080	SEQ-NO	LEV SEG-NO	MEMBER REF-NO
ACCESS WICHANISM: 13 = PRINO3.	00001450	145		119
DEVICE = DVIA03:	00001460	146		120
	00001470	147		
DEVICE: 10 = DV1403.	00001480	148		121
TYPE = UR,	00001490	149		122
BLOCK SIZF = (VARIABLE, MAX(133)).	00011200	1 50		123
MODE = SYNCHRONOUS.	00001510	151		124
CYCLF TIME = 54.5;	00001520	1 52		125
	00001530	153		
VOLUME: 10=FCONV, DEVICE=DV7100;	00001540	154		126
ACCESS MICHAMISM: (D = CONSOL.	00001550	155		127
VCLUME = FCONV.	00001560	156		128
DFVICE = PV7190;	00001210	157		129
	00001280	158		
DEVICE: 10 = DV7190.	00001290	159		130
TYPE = TADF,	00001600	160		131
BLCCKSIZF = (VAPIATLE, MAX(133)).	01910000	191		132
DENSITY ⇒ 8.	00001620	162		133
505fb = 963.	00001630	163		134
190 = 901	00001640	164		135
START STUP TIME = 1	00001650	165		136
FURWARD FRASF LENSTH = 3.	09910000	166		137
DEWIND DATE = 150:	00001670	167		138
	00001680	168		

INFORMATION PROCESSING SYSTEM SIMULATOR STANDAPD INPUT STREAM LISTING DATE ... 08/28/79

INPUT CARD IMAGE	B0	SEG-NO	INPUT ALT INPUT	REMBER REF - NO
	18910000	169		
VOLUME: 10=CCNV, DEVICE=DV1052;	00001682	170		139
ACCFSS MECHANISM: ID = CNIO52,	00001683	171		140
VOLUME = CONV.	00001684	172		141
DEVICE = DV1052:	00001685	173		142
	98910000	17.		
DEVICE: ID = DV1052,	00001687	175		143
TYPE = TAPE.	00001688	176		144
DLOCKSIZE = (VARIABLE, MAX(133)),	00001689	177		145
DENSITY = 8.	00001690	178		146
SPEED = 11.	00001691	1 79		147
•9• = •6•	00001692	1 80		148
START STOP THAT # 500.	00001693	181		6+1
FORWARD ERASE LENGTH = 3.	00001694	182		150
REWIND RATE = 350;	00001695	1 83		151
	96910000	1.94		
DATA SET: In = DDSI:	26910000	185		152
DATA SET: 10 = TDS1:	00001100	1 86		153
DATA SET: 10 = CUS1:	00001710	187		154
PROCEDURE: NAMF = CFUTME.	00001720	188		155
TYPF = SUBROUTINE.	00001730	189		156
PAHAMETER LIST = (MCTME);	00001740	190		157
RFAL MCTME	00001750	161		158
C *** IEH 360 WIDEL 30 PETUEN MEMDRY CYCLE TIME IN MICRO SECONDS.	00001760	192		159
08	08			

PAGE

STANDARD INPUT STREAM LISTING DATE ... 08/28/79

:	INPUT CAPS IMAGE 3030		INPUT ALT INPUT MEMBER SEO-NO LEV SEO-NO REF-NO	MEMBER REF -NO
	MCTMF = 1.5	193	n	160
	PETURN 000	00001780 194		191
END:	END: PROCEDURE:	561 06210000	ĸ	162
	100	00001900 196	s	
PROC	PROCEDURE: NAME = CYLACC.	000001910 197		163

TYPE = SUBROUTINE:

REAL POINTS(4.2) /25.4 65.4 75.4 135.4 044 2044 8044 2004/ CALL \$5RLI(\$PWLIN(POINTS,4,CYLS), SYSCOM(3)) CYLS = TABS(SYSCOM(2) - SYSCOM(11) REAL CYLS. SPWLIN

POINTS(2+2) /10++ 55++ 0+0+ 434+/ REA

PEAL CYLS, SPWLIN

INFORMATION PROCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING

STANDARD INPUT STREAM LISTING	DATE 08/28/79

***************************************	08	SEG-NO	LEV SEG-NO	MET - NO
CVLS = 14BS(5YSCCM(2) - SYSCOM(1))	06610000	217		182
J	00000000	218		183
CALL #SRLI(*PWLIN(PDINTS,2,CYLS), SYSCOM(3))	00005010	219		184
RETURN	00005050	220		185
	00005030	221		186
END: PROCFCURE;	00005040	222		181
	00005080	223		
	00005000	224		
	00000000	225		
EXC SFRVICF: [D=[N][+ NAME=IN][5:	0 1000 000	226		188
CCMMON /BP/ BPDOL (5,50,4)	00000000	227		189
INTEGER 1.BPCOL, J.K.PETCU, PETCS	0000000	228		061
	0000000	229		
END: DFCLARATICAS:	0000000	230		192
END: INITIALIZATION:	09000000	231		193
	00000000	232		61
C *** GET FTOS PARAMETER AND FTOINFTOZ FILE TABLES	00000000	233		195
	06000000	234		196
CTRACE WRITF (4,5)	00100000	235		197
5 FCRMAT(* ***********************************	01100000	236		198
CALL FSUF(RFTCU, RETCS)	0000000	237		199
CTRACEWRITE (4.15) REICU, RETCS	000000	238		200
15 FCRMAT(" ". " * * * * * MSG INIT AFTEP CALL PSUF-PFTCUECS- " .	000000	539		201
1 2(12,1x))	05100000	240		202
	08			

INFORMATION PROCESSING SYSTEM SIMULATOR CTANDARD INDUT STREAM LISTING

LISTING	
	641
STREAM	08/28/79
FOCK!	:
	DATE
STANDARD	۵

1NPUT CAPD IMAGE	,0	SEO-NO	ALT INPUT	MEMBER REF - NO
U	09100000	241		203
DC 20 1 = 1.5	00000110	242		504
DO 20 J = 1.50	00000180	243		208
00 20 X = 1.4	0 6 100 000	244		206
20 BPBUL(1,J,K) = 0	0000000	245		207
C IFIPETCU .NE. 0) GU TO 100	00000510	246		208
C IF(PFICS .NF. 0) GU TO 100	000000550	247		508
C +++ CREATE ALL DATA SETS	00000030	248		210
0	000000540	249		1112
CREATE DATASET: DATASET = DUSI: INDEX=1:	000000000	250		212
ALL)CATE DATASET FXTENT: DATASET = DDSI, FXFENT = 1:	0000000	251		213
J	00000570	252		214
CHEATE DATASET: DATASET = TOSI, INDEX = 1;	0000000	253		215
ALLOCATE DATA SET EXTENT: DATASET = 1051, EXTENT = 1:	06200000	254		216
J	00000000	255		217
CTDACFWRITF(4,25)	0 1500000	256		218
29 FCRMAT(* ','*** WSG INIT AFTER FILF CREATES")	00000320	257		219
CREATE DATASET: DATASET = CDS1, INDEX = 1;	000000330	25B		220
ALLOCATE DATA SET EXTENT: DATASET = CDS1. EXTENT = 1:	0 \$ 6 0 0 0 0 0	559		221
100 CENTINUF	000000350	260		222
	000000340	192		223
FINE EXP SERVICE:	0000000	292		224
	0000000	263		
	0000000	264		

INFURMATION PROCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING

INPUT CARD IMAGE		SEG-NO LEV SEG-NO	JT MEMBER 40 REF-NO
EXT SERVICE: ID = START, NAME = STARTX.	0000000	265	225
SAVE AREA SIZE = 30:	000000	266	226
5	00000420	267	227
INTEGER I, ISEED, KSEED, NAPS, NSFL, NUFL, NUM	000000	268	228
EQUIVALENCE (1.8SAVE(1)).(NUM.8SAVE(2))	0000000	269	229
CUMMON ZUSERPZ NAPS, NUFL, NSFL	000000450	270	230
CCMMON /SEFD/ 1SEED	0900000	271	231
O O	000000	272	232
END: DECLARATIONS:	000000	273	233
END: INITIALIZATION:	0600000	274	234
o o	0000000	275	235
SELZE: FACILITY = START:	0 1500 000	276	236
NUM # NADS	00000520	277	237
KSCED = ISFED	000000530	278	238
	00000540	279	
0 = 1	0000000	280	240
1 + 1 = 1 5	00000260	281	241
CTRACEWPITE(4.12) 1.11UM	00000570	282	242
12 FORMAT(" ". * * * * * * * * * * * * * * * * * *	000 0028 0	283	243
IF (1 .GT. AUM) GO TO 20	06500000	284	244
INVAKE: SEPVICE = APPLX.	0000000	285	245
DARAMETER L(ST = (1);	0 1900 000	286	246
60 70 5	0000000	287	247
20 CCHIMJF	0000000	288	248
	80		

13

PAGE

INPUT CARD IMAGE	7080	INPUT SEG-NO	ALT INPUT	MEMBER PEF-NO
CTDACF WRITE (4.14)	0000000	289		249
14 FORMAT(* *, ****MSG START AFTER 20 AND BEFORF WALT APPL*)	0000000	290		250
WAIT PETURN: SERVICE = APPL:	09900000	162		152
INVOKE: SERVICE = BUFSTX;	0000000	292		252
WAIT RETURN: SERVICE = BUFST;	00000000	293		253
CTRACEWRITE(4.24) NUM	06900000	294		254
24 FORMAT(" ". " * * * * * * * * * * * * * * * * *	00000000	295		255
IF (NUM .LF. 1) GO TO 90	0000000	296		256
NOM = NUM - 1	00000120	297		257
SC 10 20	0000000	298		258
90 CC:111NUF	000000	599		259
#PITE(6.2) KSFFC, ISFED	000000 150	300		260
2 FORMAT(//.20X. * REGINNING SEED FOR P.N.G *.110.	000000	101		192
+ /.20x, ' ENDING SEED FOR R.N.G '.110)	00000010	302		262
AFLEASE: FACILITY = STAPT;	000000180	303		263
	06200000	304		264
END: EXD SEPVICE:	00800000	305		265
	01600000	306		
	00000000	307		
FNOG SERVICE: 19 = APPL.	0000000	308		266
hauf = Appl X,	0000000	309		267
SAVE AREA SIZE = 30.	03600000	310		268
PARAMITER (15T = (APSK);	03000000	111		269
U	000000470	312		270
•				

INFURMATION PRUCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING

C THIS SERVICE REPRESENTS APPLICATION PROCESSING, EXECUTION 00000800 311 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		TMPUT CAPD 144GE	08.	SEG-NO	ALT INPUT	MEMBER REF-NO
*** THIS SERVICE REPRESENTS APPLICATION PROCESSING, EXECUTION *** JULY SERVICE REPRESENTS APPLICATION PROCESSING, EXECUTION *** WINTES IS INSUED TO THE NEXT (LOWER) SERVICE *** WINTES IS INSUED TO THE NEXT (LOWER) SERVICE *** WINTES IS INSUED TO THE NEXT (LOWER) SERVICE THIS SERVICE CALLS APPE TO READ ALL PROCESSING GROUPS DF CALLS FIXED TO PERFORM THE 1/D FOR EACH EXECUTION GROUP OF AN EXECUTION GROUP GROUP *** APPLICATION PROCESSING TABLE** *** APPLICATION TABLE** *** APPLICATION PROCESSING TABLE** *** APPLICATION TABLE** *** APP	U		00000000	313		271
*** JEDUNS ARE READ IN (ONE AT A TIME) AND A SEDUENCE OF READS AND 00000000 315 *** WITTES IS ISSUED TO THE NEXT (LOWER) SERVICE 00000000 316 THIS SERVICE CALLS RODE TO THE NEXT (LOWER) SERVICE 00000000 317 THIS SERVICE AND OF ALL PROCESSING GROUPS OF 00000000 320 CALLS EXCO TO READ ALL PROCESSING GROUPS OF 00000000 321 ***APPLICATION PROCESSING TABLE** 00000000 322 ***APPLICATION RECORDS READ OR WRITTEN 00001000 333 ***APPLICATION RECORDS READ OR WRITTEN 00001000 333 ***APPLICATION RECORDS READ OR WRITTEN 00001000 333 ***CHASSILS) - NUMBER OF PAPLICATION RECORDS READ OR WRITTEN 00001000 333 ***CHASSILS) - NUMBER OF PAPLICATION RECORDS READ OR WRITTEN 00001000 333 ***CHASSILS) - NUMBER OF PAPLICATION RECORDS READ OR WRITTEN 00001000 333 ***CHASSILS) - NUMBER OF PAPLICATION RECORDS READ OR WRITTEN 00001000 333 ***CHASSILS) - NUMBER OF PAPLICATION RECORDS READ OR WRITTEN 00001000 333 ***CHASSILS) - NUMBER OF PAPLICATION RECORDS READ OR WRITTEN 00001000 333 ***CHASSILS) - NUMBER OF PAPLICATION RECORDS READ OR WRITTEN 00001000 333 ***CHASSILS) - NUMBER OF PAPLICATION RECORDS READ OR WRITTEN 00001000 333 ***CHASSILS) - NUMBER OF PAPLICATION RECORDS READ OR WRITTEN 00001000 333 ***CHASSILS) - NUMBER OF PAPLICATION 00001100 335 ***CHASSILS READ OR WRITTEN 00001000 335 ***CHASSILS READ O	*** 0	THIS SFRVICE REPRESENTS APPLICATION PROCESSING.	06800000	314		272
**** WRITES IS ISSUED TO THE NEXT (LOWER) SERVICE** *********************************	* * * U	SHOUPS ARE READ IN (ONE AT A TIME) AND A SEQUENCE OF READS	00600000	315		273
### THIS SERVICE CALLS ABEG TO READ ALL PROCFSSING GRDUPS DF ORANDO940 OF AN EXECUTION GRDUPS, AND CALLS FXGD TO PERFORM THE 1/O FOR EACH EXECUTION GROUP ORANDO990 S22 **APPLICATION PROCESSING TABLE** NUMERIC 1/O TABLE - NIOT (APS.1.1) (APS.1.1) (APS.1.2) (APS.1.2) (APS.1.3) - INDEX OF FILE IN FILET (APS.1.3) - INDEX OF FILE IN FILET (APS.1.4) - POINTER TO SYSFT (APS.1.4) - POINTER TO SYSFT (APS.1.4) - POINTER TO SYSFT (APS.1.6) (APS.1.6) **APPLICATION RECORDS READ OR WRITTEN OROO1090 333 (APS.1.6) **APPLICATION FEORE APPLICATION RECORDS READ OR WRITTEN OROO1090 334 APD. = APS.X CTT PEDCYSSING GROUP FROM EACH APPLICATION OROO1090 335 CTT PEDCYSSING GROUP FROM EACH APPLICATION OROO1090 336	•••	WRITES IS ISSUED TO THE NEXT	01600000	316		274
THIS SERVICE CALLS ROPG TO READ ALL PROCESSING GROUPS OF CALLS FXGD TO PERFORM THE 1/O FOR EACH EXECUTION GROUP OF AN EXECUTION GROUP, AND CALLS FXGD TO PERFORM THE 1/O FOR EACH EXECUTION GROUP AMPRILCATION PROCESSING TABLE+ (APS.1.1)	U		0000000	317		275
CALLS ROEG TO READ ALL PROCESSING GROUPS OF 00000940 319 OF AN EXECUTION GROUP, AND 00000950 320 OF AN EXECUTION GROUP, AND 00000960 321 OF AND TICATION PROCESSING TABLE OF 1/0 FOR EACH EXECUTION GROUP 00000900 322 OF AND TICATION PROCESSING TABLE OF 1/0 FOR EACH EXECUTION GROUP 00000900 323 OF AND TICATION PROCESSING TABLE OF 1/0 FOR EACH EXECUTION GROUP 00000900 324 (APS.1.1) (APS.1.1	U	THIS SERVICE	0000000	318		276
OF AN EXECUTION GROUP, AND 00000950 320 CALLS EXGR TO PERFORM THE 1/0 FOR EACH EXECUTION GROUP 00000970 321 *APPLICATION PROCESSING TABLE * 00000970 323 NUMERIC 1/O TABLE - NIOT 00001000 324 (APS.11.1) 00001000 325 (APS.11.2) 00001010 326 (APS.11.2) 00001020 327 (APS.11.2) 00001020 327 (APS.11.3) INDEX OF FILE IN FILET 00001020 327 (APS.11.5) NUMBER OF PILE IN FILET 00001020 327 (APS.11.5) NUMBER OF PILE IN FILET 00001030 329 (APS.11.6) NUMBER OF APPLICATION RECORDS READ OR WRITTEN 00001050 330 INTEGER APS.11.6) 00001070 332 00001070 334 ENDI DECLARATIONS: 00001070 334 00001070 334 APD S = APSX 00001100 334 00001100 334 APD S = APSX 00001100 335 000011100 335	U	CALLS RDFG TO READ ALL PROCESSING GROUPS OF	0 \$600 000	319		277
CALLS EXGR TO PERFORM THE 1/0 FOR EACH EXECUTION GROUP **APPLICATION PROCESSING TABLE** **APPLICATION PROC	U	EXECUTION GROUP.	00000000	320		278
### ### ### ### ### ### ### ### ### ##	U	PERFORM THE 1/0 FOR	09600000	321		279
######################################	U		0 2 6 0 0 0 0 0 0	322		280
NUMERIC I/O TABLE - NIOT	U	*APPLICATION PROCESSING TABLE *	0000000	323		281
(APS.1.1) 00001000 325 (APS.1.2) 00001010 326 (APS.1.3) - INDEX OF FILE IN FILET 00001020 327 (APS.1.3) - INDEX OF FILE IN FILET 00001030 328 (APS.1.5) - NUMBER OF APPLICATION RECORDS READ OR WRITTEN 00001040 329 (APS.1.6) 00001050 331 (APS.1.6) 00001060 331 NTEGER APS.APST(5).APSX.IUDT(23).RFTC.UNIT 00001080 333 FMD: DFCLARATIENS: 00001109 334 APS = APSX 00001100 335 CFT PRICESSINS GROUP FROM EACH APPLICATION 00001110 336	U		06600000	324		282
(APS.11.2) 00001010 326 (APS.11.3) - INDEX OF FILE. IN FILET 00001020 327 (APS.11.5) - NUMBER OF APPLICATION RECORDS READ OR WRITTEN 00001040 329 (APS.11.6) 00001050 330 (APS.11.6) 00001050 331 INTEGER APS.APST.(S).APSX.IUDT(23).RFTC.UNIT 00001090 333 END: DFCLARATICAS: 00001100 334 APS = APSX 00001100 335 CIT PRICESING GROUP FP.7M EACH APPLICATION 00001110 336	U	(APS, 1,1)	000010000	325		283
(APS.1.3) - INDEX OF FILE IN FILET 00001020 327 (APS.1.4) - POINTER TO SYSFT 00001030 328 (APS.1.5) - NUMBER OF APPLICATION RECORDS READ OR WRITTEN 00001040 329 (APS.1.5) - NUMBER OF APPLICATION RECORDS READ OR WRITTEN 00001050 330 INTEGER APS.1.6) 331 00001070 332 END: DFCLAPATICAS: 00001080 334 APS = APSX 00001100 335 CFT PRICESSING GROUP FROM EACH APPLICATION 00001110 335	U	(APS.1.2)	0 10 10 000	326		284
(APS: I.4) - POINTER TO SYSFT 00001030 328 (APS: I.5) - NUMBER OF APPLICATION RECORDS READ OR WRITTEN 00001040 329 (APS: I.5) - NUMBER OF APPLICATION RECORDS READ OR WRITTEN 00001050 330 INTEGER APS: APS X: IOPT(22): RFTC. UNIT 00001000 333 END: DFCLAPATIONS: 00001100 334 APS = APS X 00001100 335 CFT PRINCESSING GROUP FROM EACH APPLICATION 00001110 335	U	- INDEX OF FILE IN	00001020	327		285
(APS.11.5) - NUMBER OF APPLICATION RECORDS READ OR WRITTEN 00001050 329 (APS.11.6) 00001050 330 1NTEGER APS.4DST.(5).APSX.1OPT(23).RFTC.UNIT 00001080 333 END: DFCLAPATICNS: 00001090 334 APS = APSX 00001100 335 CFT PRINCESSING GROUP FROM EACH APPLICATION 00001110 336	U	1	00001030	328		286
(APS+1+6) 00001050 330 1MTEGER APS.APST(5).APSX.IUPT(23).RFTC.UNIT 00001070 332 END: DFCLAPATIENS: 00001090 334 APS = APSX 00001100 335 CFT PRICTSSING GROUP FROM EACH APPLICATION 00001110 336	U	- NUMBER OF APPLICATION RECORDS READ OR	00001040	329		287
00001060 331 INTEGEN ADS. ADST(5).APSX, IUDT(20).RFTC, UNIT 00001070 333 END: DFCLARATICNS: ADS = APSX CFT PRICTSSING GROUP FPJM EACH APPLICATION 336	U	(APS, 1,6)	00001020	330		288
INTEGER ADS.ADST(5).APSX.IUPT(20).RFTC.UNIT 00001070 333	U		0 90 10 000	331		589
INTEGER APS. APST. (UPT(23). RFTC. UNIT FMD: DFCLAPATIENS: APS = APST CFT PEDCTSSING GROUP FPJM EACH APPLICATION 335	U		00001010	332		290
END: DFCLAPATIENS: APS = APSX CET PRICESSING GROUP FPJM EACH APPLICATION 00001110 336		•	000010000	333		291
APS = APSX CFT PEDCTSSING GROUP FP/JM EACH APPLICATION 00001110 336		FND: DECLARATIONS:	06010000	334		292
CET PRICESSING GROUP FROM EACH APPLICATION 336		APS = APSX	00011000	335		293
	U		0 1 1 1 0 0 0 0	336		294

INFORMATION PROCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING DATE ... 08/28/79

:	INPUT CARD IMAGE	70B0	SEG-NO	ALT INPUT	MEMBER REF-NO
	END: INITIALIZATION:	00001120	337		295
	SEIZE: FACILITY = APPL;	000001130	338		296
	MRITE (6.7) APS	00001140	339		297
^	FORMAT(1141,15x,*1/0 PRDCESSING TABLE FOR APPLICATION *, 12)	00001150	340		298
	UNIT = 0 + APS	00001160	341		299
۴,	RFAU(LN17,1,END=4) (IDPT(J), J=1,20)	000001170	342		300
	FORWAT(2044)	00001180	343		301
	WRITE(6,2) (ICPT(J), J=1,20)	06110000	344		302
2	FCRMAT(/,10x,2044)	00001500	345		303
	GC TO 3	00001210	346		304
•	REWIND UNIT	00001220	347		308
U	DEGIN EXECUTION GROUP PROCESSING HERE	00001230	348		306
	5 CCNTINUE	00001240	349		307
CTR	CTRACEWRITE (4,6) APS	00001250	350		308
	6 FORMAT(" ****SG APPL AT BEGINNING -APS- ', (6)	00001260	351		309
	CALL ROSP(APS,RETC)	00001270	352		310
	APST(APS) = RFTC	00001580	353		311
U	$artC = 1 \exists k$	00001290	354		315
U	2 FOF - 40 DATA TO DE PROCESSED HEPE	00001300	355		313
U	3 DAD DATA - DUN'T PROCESS IF HERF	01110000	156		314
U	4 IED MUCH DATA - DON'T POUCESS IT HTRE	00001320	357		315
	IF (PFTC - LF - 1) GO TO R	0 6 6 1 0 0 0 0	358		316
	In(marc) 30 ra 930	00001340	359		31.7
U	PAC DATA OF TOO MICH DATA - GET NOWE FACE GROWN	00001350	360		318
:	36	0 %			

INFORMATION PROCESSING SYSTEM SIMULATOR

STANDARD IMPUT STREAM LISTING

INPUT CAPD IMAGE	.70	INPUT	ALT INPUT	ME ABER REF IND
				!
GC TO 5	09011900	361		319
C PRICESS EACH PROCESSING GROUP OF THIS EXECUTION GROUP	00001370	362		320
8 CCNTINUE	0 96 1 0 0 0 0	363		321
INVOKE: SERVICT = EXGPX.	06610000	364		322
PARAMETER LIST = (APS);	00001400	365		323
WAIT RETURN: SERVICE = EXGP;	01010000	366		324
C PRINT STATISTICS AFTER COMPLETION OF EACH FXECUTION GROUP	00001420	367		325
CALL SSNAP	06011430	368		326
CTRACEWRITE (4,2)	00001440	369		327
	05010000	370		
GC TO 5	09010000	371		329
900 CENTINUE	00001410	372		330
RELFASE: FACILITY = APPL;	00001480	373		331
U	00001490	374		332
	00001200	375		333
END: ENDO SFRVICE:	00001210	376		334
	00001520	377		
	00001230	378		
	00001540	379		
ENDO SERVICE: It = EXGP.	00001550	380		338
NAME = EXGPX.	00001260	381		336
SAVE AREA SIZF = 30.	00001570	382		337
PARAMETER LIST = (APSX);	00001280	383		338
CCMMON /USFRP/ NAPS, NUFL, NSFL	06510000	384		339
	7080			

INFORMATION PROCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING

:	10.	INPUT CARD IMAGE	08	INPUT SEO-ND LI	ALT INPUT	MENBER REF-NO
v	n	FACTYP, FDO, FDL, FEDD, FID, I, LREC, LRECL,	00004520	1537		1474
U	•	MD S.NAPPR.NBPRU.NEXT.NF.NSEG.PREC.PREC.	00004230	1538		1475
U	S.	RPREC, RUTYPE, S, SDD, ST, TC, TPC, TRK, VOL.	00004540	1539		1476
U	•	FMPT. ISFT. LRECLX, NRECS, NSEXT, PPEXT, PDRSX, UFND.	00004550	1540		1477
Ų	~	VOLNUM. VOLTYP.	00004260	1541		1478
U	60	ESIZE,NRU,PRDA,PRDE,PRDS,PRDV,PRDVC,SDV,	00004570	1542		1479
U	c	SS12E.T.X)	00004580	1543		1480
U	AT 10	0	00004590	1544		1841
U	TRAC	TRACE ON	00004600	1545		1482
•	*******		00004610	1546		1483
	END: PROCEDURE:	ICEDURE:	00004620	1547		1484
			00004630	1548		
			00004640	1549		
			00004650	1550		
	ENDO	ENDO SERVICF: 10=CHPGM.	01000000	1551		1485
		NAME = CHPGMX.	00000000	1552		1486
		SAVE AREA SIZE = 30.	00000000	1553		1487
		PARAMETER LIST = (DSX,FX,LRECX,ISFTX,RDWTX);	0 0000000	1554		1488
			00000000	1555		
	INTEG	INTEGER AY, AVAIL, CHSTAT (2), CYL, DS, DSX, OVTYPE, F, FX	09000000	1556		1490
	INTEG	INTEGER IDDATA, INUSE, ISFT, ISFTX, LREC, LPECX, PARM, PRECL	00000000	1557		1601
	INTEG	INTEGER ROWT, ROWTX, SELSW, VOL	0000000	1558		1492
	CATA	CATA AVAIL/C/, INUSF/11/, CHSTAT/3,0/	06000000	1559		1493
	rajin I C	DIMFUSION DARM(S), IGDATA(15)	0000000	1560		1494
:	.01		08			

INFORMATION PROCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING

	7.9
	08/28/79
DELICIT ENGLIS TO ALL DELICITIONS	DATE .
,	

INPUT CARD IMAGE	08	SEG-NO LE	LEV SEG-NO	MEMBER REF-NO
EQUIVALTNCE (PAPH(1).DS). (PARH(2).F). (PARM(3).LREC).	01100000	1951		1495
+ (PARM(4), ISFT), (PARM(5), ROWT),	00000120	1562		1496
+ (VOL.10DATA(2)). (AM.10DATA(3)), (DVTYPE.10DATA(5)).	000 000 30	1563		1497
+ (CFCV, IODATA(4)),	0 0 1 0 0 0 0 0	1564		1498
+ (CYL, IODATA(6)). (PRECL, IODATA(11)).	0000000	1565		66+1
+ (PARM.\$SAVE(16)), (IDDATA.\$SAVE)	09100000	1566		1500
J	0 2 100 000	1567		1051
END: DECLARATIONS:	08100000	1568		1502
v	06100000	6951		1503
C *** TRANSFER PARAMETERS IN REGULAR FORTRAN VARIABLES	0000000	1570		1504
J	00000010	1571		1505
05 ± 05×	000000520	1572		1506
אנדוו	00000030	1573		1507
LREC = LRFCX	0000000	1574		1508
ISFT = ISFTX	0000000	1575		1509
RDWT = RDWTX	0000000	1576		1510
	00000270	1577		1151
END: INITIALIZATION:	0000000	1578		1512
SEI7E: FACILITY = CHPGM;	0000000	1579		1513
J	00000000	1580		1514
C *** GET THE PHYSICAL ADDRESS OF THE LOGICAL RECORD TO BE USED	0000000	1881		1515
U	00000320	1582		9151
CTRACEWRITE(4.14) DS.F.LREC. ISFT	0000000	1583		1517
IA FORMAT(* *.****MSG CHPGM DEFORE GADRU -DS.F.LREC.ISFT-*.	00000340	1584		1518
	08			

123

Albert Anderson (1985) Albert Anderson (1985) Anderson (1985) Anderson (1985) Anderson (1985) Anderson (1985) A

INFORMATION PROCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING

1 4(15,2x))	0000	00000350 15	1585	1519
CALL GADRU(NS.F.LREC.ISFT.IDDATA)	3000	00000000	1586	1520
CTRACEWRITE(4,18) IDDATA	3000	00000370 15	1887	1521
IN FORMAT(* ***********************************	-10DATA-*• 000C	00000380 15	1588	1522
1 15(15,1×1)	3000	0000000	1589	1523
	3000	0000000	0651	1524
C *** ACQUIRE THE FACILITIES TO EFFECT THE DATA	DATA TRANSFER. FIRST 0000	000000410	1651	1525
C *** DETERMINE IF 1/0 IS TAPF OR DISK	3000	00000420 15	1592	1526
	3000	00000430 15	1593	1527
IF (DVTYPE .NE. 1) GO TO 200	000	00000040 15	1594	1528
	3000	00000450 15	5651	1529
C *** DISK IZO, ACQUIFE FACILITIES IN REVERSE D	DRCER	00000460 15	1596	1530
	0000	000000470 15	1597	1531
CUFUE : FACILITY = AM:	3000	00000480 15	1598	1532
WAIT FACILITY: FACILITY = AM,	3000	00000490 15	1599	1533
STATUS = AVAIL:	3000	0000000	1600	1534
DEPART QUEUE: FACILITY = AM:	0000	91 01500000	1601	1535
SET STATUS: FACILITY = AM.	0000	00000520 16	1602	1536
STATUS = INUSE;	3000	00000530 16	1603	1537
SFIZE: FACILITY = AM:	0000	00000540 16	1604	1538
	0000	000000550 16	1605	1539
DUEDE: FACILITY = CU2314;	0000	000000560 16	1606	1540
WAIT FACILITY: FACILITY = CU2314.	0000	00000570	1607	1541
TATES - AVAIL		4. 08300000		1542

INFOPMATION PROCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING

DATE ... 08/28/79

INPUT CARD IMAGE	08	SEO-NO	ALT INPUT	MEMBER REFINO
DEPART QUEUF: FACILITY = CU2314;	06500000	1609		1543
SET STATUS: FACILITY = CU2314.	0000000	1610		1544
STATUS = INUSE;	0000000	1611		1545
SEIZF: FACILITY = CU2314;	0000000	1612		1546
U	0000000	1613		1547
QUEUE: FACILITY = SELFCT(1);	0 • 900 000	1614		1548
WAIT FACILITY: FACILITY = SELECT(1),	000 000 20	1615		1549
STATUS = AVAIL:	09900000	1616		1550
DEPART QUEUE: FACILITY = SELECT(1);	0000000	1617		1551
J	0000000	1618		1552
C *** THE CHANNEL IS ACQUIRED MOMENTARILY TO PERFORM SEEK	06900000	16 19		1553
U	00000000	1620		1554
SEEK: ACCESS MECHANISM = AM,	01400000	1621		1555
CYLINDER = CYL:	0000000	1622		1556
WAIT INPLT OUTPUT: 10TYPE = SEEK;	0000000	1623		1557
J	0000000	1624		1558
C *** SFEK IS COMPLETE, RF-ACQUIRE THE CHANNEL AND TRANSFER THE DATA	00000000	1625		1559
J	09200000	1626		1560
CTRACEWRITE(4.131)	0000000	1627		1961
131 FORMAT(* *, *****SG CHPGM AFTER SEEK IS DONE *)	0000000	1628		1562
QUEUE: FACTLITY = SELECT(1);	06200000	1629		1563
WAIT FACILITY: FACILITY = SELECT(1).	00000000	1630		1564
STATUS = AVAIL;	0 1 8 0 0 0 0 0	1631		1565
DEPART QUEUE: FACILITY = SELECT(1);	0000000	1632		1566
	G			

INFORMATION PROCESSING SYSTEM SIMULATOR

STANDARD INPUT STREAM LISTING

0
•
`
8
8
\
Ø
0
•
•
•
w
-
•
ã

INPUT CARD IMAGE	08	INPUT SEQ-ND	ALT INPUT	MEMBER REF-NO
SET STATUS: FACILITY = SFLECT(1).	00000000	1633		1567
STATUS = INUSE;	0000000	1634		1568
CHSTAT(1) = INLSE	0000000	1635		1569
SFIZE: FACILITY = SFLECT(1);	00000000	1636		1570
•	0000000	1637		1571
C *** JEST THE TYPE OF 1/C TRANSFER	00000080	16 38		1572
·	00000490	1639		1573
IF (RDWT .NE. 1) GO TO 150	0000000	1640		1574
DATA TRANSFER: TYPE = READ.	0 1600 000	1641		1575
LATENCY = YES.	0000000	1642		1576
vOLUME = VOL.	0000000	1643		1577
CATASET = DS.F.	0 \$600 000	1644		1578
PHYSICAL RECORD LENGTH = PRECL:	05600000	1645		1579
GN 10 175	09600000	1646		1580
1 º O CCUTINUF	00000000	1647		1581
CATA TRANSFER: TYPE = WPITE+	08600000	1648		1582
LATENCY = YES.	06600000	1649		1583
VOLUMF = VOL.	00010000	1650		1584
DATASET = 05.F.	01010000	1651		1585
PHYSICAL RECORD LEWSTH = PRECL:	00001000	1652		1586
175 CCHTND*	00001030	1653		1587
MAIT [12] CUIDUI: [CIYPE = DAIA IRANSFEM;	0 00001000	1654		1588
O The state of the	05010000	1655		1589
CONDITIONS ALL OF THE HELE FACILITIES AND SOLIT	69010000	1656		1590
	0 6			

INFORMATION PROCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING DATE ... 08/28/79

INPUT CARD IMAGE		INPUT ALT INPUT SEG-NO LEV SEG-NO	MEMBER PEF-NO
	00001070 1657	257	1591
RELFASE: FACILITY = SELECT(1);	00001080 1658	58 5	1592
SET STATUS: FACILITY = SELECT(1),	06010000	65	1593
STATUS = AVAIL;	00001100 1660	05	1594
CHSTAT(1) = AVAIL	1991 01110000	15	1595
:U2314;	00001120 1662	25	9651
SET STATUS: FACILITY = CU2314,	00001130 1663	5	1597
STATUS = AVAIL:	1664	•	1598
RELEASE: FACILITY = AN;	00001150 1665	53	1599
SET STATUS: FACILITY = AM.	00001160 1666	9	1600
STATUS = AVAIL;	00001170 1667	25	1601
GC TO 900	9991 0911000	8	7091
	0611000	69	1603
*** NOW HANDLE TAPE 1/0	00001200 1670	0	1604
	00001210 1671	=	1605
200 IF (DUTYPE .NE. 2) GO TO 800	00001220 1672	ŗ,	1606
QUFUE: FACILITY = AM;	00001230 1673	ŗ	1607
WAIT FACILITY: FACILITY = AM.	00001240 1674	•	1608
STATUS = AVAIL;	00001250 1675	ň	6091
DEPAPT QUEUC: FACILITY = AM;	00001260 1676	ور	1610
SET STATUS: FACILITY = AM.	00001270 1677		1191
STATUS = INUSE:	00001280 1678	6	1612
SEIZE: FACILITY = AM;	00001290 1679	ø	1613
ō	00001300 1680	0	1614
*******12******20*******30**************	80		

INFORMATION PROCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING

INPUT CARD IMAGE	11 SE 0850	SEO-NO L	ALT INPUT	MEMBER REF-NO
QUEUE: FACILITY = CU2804;	00001310	1691		1615
WAIT FACILITY: FACILITY = CU2804.	00001320	1682		1616
STATLS = AVAIL;	00001330	1683		1617
DEPART QUEUE: FACILITY = CU2804;	00001340	1684		1618
SET STATUS: FACILITY = CU2804.	00001350	1685		6191
STATUS = [NUSE;	00001360	1686		1620
SEIZF: FACILITY = CU2804:	00001370	1687		1621
	00001380	1688		1622
C *** CHECK CHANNELS TO SIMULATE DUAL CONTROLLER DOWN SWITCHING, IF	00001390	1689		1623
C *** CHANNEL 2 IS BUSY WAIT FOR CHANNEL I TO FREE	000110000	0691		1624
	01410000	1691		1625
SFLSW = 2	00001420	7691		1626
IF (CHSTAT(2) .EQ. INUSE) SELSW = 1	00001430	1693		1627
	04410000	1694		1628
WAIT FOR CHANNEL TO FORE	05010000	5691		1629
	00001460	1696		1630
QUEUF: FACILITY = SELECT(SELSW);	00001470	1691		1631
WAIT FACILITY: FACILITY = SELECT(SFLSW).	00001480	1698		1632
STATUS = AVAIL:	06410000	6691		1633
DEPART QUEUF; FACILITY = SFLECT(SELSW);	00010000	1730		1634
SET STATUS: FACILITY = SFLECT(SFLSW).	01510000	1021		1635
STATUS = P4USF;	00001520	1702		1636
CHSTAT(SFLSW) = INJSE	00001530	1703		1637
	00001540	1704		1638

INFORMATION PROCESSING SYSFEM SIMULATOR STANDARD INPUT STREAM LISTING

STANDARD INPUT STREAM LISTING DATE ... 08/28/79

00001550 1705 07001560 1705 07001560 1706 07001570 1707 07001570 1707 07001580 1706 07001580 1706 07001580 1706 07001580 1706 07001680 1710 07001680 1711 07001680 1711 07001680 1711 07001680 1711 07001680 1716 07001680 1716 07001690 1717 07001690 1717 07001690 1716 0700170 1720 0700170 1721 0700170 1721 0700170 1721 0700170 1721 0700170 1721 0700170 1721 0700170 1721 0700170 1721 0700170 1721 0700170 1721 0700170 1721 0700170 1721	INPUT CARD IMAGE	.7080	SEG-NO E	ALT INPUT	REFINO
00001560 1706 00001570 1707 00001580 1708 00001590 1709 00001690 1710 00001610 1711 00001610 1711 00001620 1712 00001640 1714 00001650 1716 00001660 1716 00001670 1717 00001670 1719 0000170 1720 0000170 1721 0000170 1721 0000170 1725 5w),	v	00001550	1705		1639
TO 350 TO 350 TO 350 TO 950 TO 950	C *** TEST TYPE, IF TRANSFER THEN DO 1T	09510000	1706		1640
TO 350 = READ. SET = D5.F. WE = VOL. ICAL RECORD LENGTH = PRECL: SET = D5.F. 1CAL RECORD LENGTH = PRECL: ME = VOL. ICAL RECORD LENGTH = PRECL: O0001650 1712 00001650 1714 00001650 1715 1716 AND RELEASE FACILITIES AND SPLIT O0001720 IT20 O001720 IT21 O0001720 IT22 O0001730 IT23 O0001740 IT24 O0001750 IT26 IT27 IT27 O0001750 IT27	•	00001570	1011		1641
= READ, 00001590 1709 SET = DS.F. 00001600 1710 ME = VOL, 00001610 1711 ICAL RECORD LENGTH = PRECL: 00001620 1712 = WRITE. 00001630 1713 set = VOL, 00001640 1714 set = VOL. 00001650 1716 ME = VOL. 00001650 1716 ME = VOL. 00001660 1716 AND RELEASE FACILITIES AND SPLIT 00001700 1720 10TYPE = OATA TRANSFIR: 0000170 1724 0000170 1724 1724 0000170 1725 0000170 11 0000170 1726 11 0000170 1726 11 0000170 1726 12 0000170 1726 11 0000170 1726 11 0000170 1728 11 0000170 1728 11 0000170 1728 12 0000170 1729 12 0000170 1728 12 0000170		08510000	1708		1642
SET = DS.F. WE = VOL. ICAL RECORD LENGTH = PRECL: 00001620 1711 ICAL RECORD LENGTH = PRECL: 00001630 1713 = WRITE. SFT = DS.F. 00001640 1714 SFT = DS.F. 00001640 1715 SFT = DS.F. 00001640 1715 AND RELEASE FACILITIES AND SPLIT 00001700 1720 10TVPE = DATA TRANSF(R: 0000170 1724 STLECT(SELSW): 1724 AND RELEASE FACILITIES AND SPLIT 00001700 1724 STLECT(SELSW): 1726 AND RELEASE FACILITIES AND SPLIT 1724 STLECT(SELSW): 1726 AND RELEASE FACILITIES AND SPLIT 1726 AND RELEAS		00001590	1709		1643
UCAL RECORD LENGTH = PRECL; 00001620 1711 1712 1713 1713 1713 1713 1713 1713 1714 1714 1714 1715 1714 1715 1715 1715 1715 1716 1		00001600	1710		1644
CAL RECORD LENGTH = PRECL; 00001620 1712 00001630 1713 00001640 1714 00001640 1714 00001650 1715 00001650 1715 00001650 1716 00001650 1716 00001670 1717 00001670 1719 00001700 1720 00001700 1721 00001700 1722 00001700 1723 00001700 1724 00001730 1724 00001730 1725 00001730 1725 00001730 1725 00001730 1726 00001730 1727 00001730 1728 000001730 1728 000001730 1728 000000000000000	VOLUME = VOL.	0 19 10 000	1711		1645
######################################	**	00001620	1712		1646
= WRITE. SFT = DS.F. SFT = DS.F. ME = VOL. ICAL RECORD LENGTH = PRECL: O0001650 1716 O0001670 1717 O0001670 1717 AND RELEASE FACILITIES AND SPLIT 00001700 1720 O0001700 1721 O0001720 1722 IQTVPE = DATA TRANSF(R: 00001730 1723 SELECT(SELSW): To o0001740 1724 SELECT(SELSW): ANAIL: ANAIL: O0001770 1727	GC TB 430	00001630	1713		1647
= WRITE. SFT = DS.F. ME = VOL. ICAL MECORD LENGTH = PRECL; O0001670 1716 O0001670 1717 ICAL MECORD LENGTH = PRECL; O0001690 1719 AND RELEASE FACILITIES AND SPLIT 00001700 1720 IQTYPE = DATA TRANSFOR; O000170 1723 O0001740 1724 SELECTISELSW): D0001750 1726 T126 T127 O0001750 1726 T128 T129 O0001750 1727 T139 O0001750 1726 T139 O0001750 1726 T139 O0001750 1727 O0001750 1726	350 CCHTINJF	0 4910000	1714		1648
SET = DS.F. 00001660 1716 ME = VOL. 00001670 1717 ICAL MECORD LENGTH = PRECL: 00001670 1718 AND RELEASE FACILITIES AND SPLIT 00001700 1720 AND RELEASE FACILITIES AND SPLIT 00001700 1720 10TYPE = DATA TRANSFIR: 0000170 1723 5ELECTISELSW): 00001740 1724 5ELECTISELSW): 00001750 1726 7 = SELECTISELSW): 00001760 1726		00001650	1715		1649
ME = VOL. ICAL RECORD LENGTH = PRECL; O0001680 1718 AND RELEASE FACILITIES AND SPLIT AND RELEASE FACILITIES AND SPLIT O0001700 1720 O0001710 1721 O0001720 1722 O0001730 1723 SELECT(SELSW): A = SELECT(SELSW). O0001780 1726 ITZE AVAIL: ITZE O0001780 1726 ITZE ITZE O0001780 1726 ITZE III		00001660	1716		1650
### ##################################	VOLUME = VOL.	00001670	1717		1691
AND RELEASE FACILITIES AND SPLIT 00001700 1720 10TYPE = DATA TRANSFIR: 00001730 1723 SELECTISELSW): 00001740 1724 STATE TO THE TRANSFIRE 1724 STATE TO THE TO THE TRANSFIRE 1724 STATE TO THE T	#	00001680	1718		1652
AND RELEASE FACILITIES AND SPLIT 00001700 1720 1721 1721 1721 1721 1721	>	06910000	1719		1653
430 CENTINUF WALT END TEUTOUT: 10TYPE = DATA TRANSFER; WALT END TEUTOUT: 10TYPE = DATA TRANSFER; RELFASE: FACILITY = SELECT(SELSW): SFT STATUS: FACILITY = SELECT(SELSW): CHSTAT(SELSW):		000011000	1720		1654
#A1T LAPLYT CUTPUT: 10TYPE = DATA TRANSFOR: 00001720 1723 #A1T LAPLYT CUTPUT: 10TYPE = DATA TRANSFOR: 00001730 1723 #A1T LAPLYT COMPUT: 10TYPE = DATA TRANSFOR: 1723 #A1T LAPLYT COMPUT: 00001740 1723 #A1T LAPLYT COMPUTED TRANSFORM: 00001740 1724	v	01210000	1721		1655
#AIT LADIT GUTPUT: 10TYPE = DATA TRANSFOR; #AIT LADIT GUTPUT: 10TYPE = DATA TRANSFOR; ### PELFASE: FACILITY = SELECT(SELSW); ### SET STATUS: FACILITY = SELECT(SELSW); #### STATUS: FACILITY = SELECT(SELSW); #### CHANTER STATUS: 1728	430 CONTINUE	00001720	1722		1656
### ### ### ### ######################	10TVPE =	00001730	1723		1691
SELECT(SELSW): 00001750 1725 Y = SELECT(SELSW): 00001760 1726 = AVAIL: 00001790 1728	J	00001740	1724		1658
= SELECT(SELSW). AVAIL: 0000170 1726 1727		00001750	1725		1659
AVAII.: 00001770 1727		00001760	1726		1660
1728 1728		00001770	1727		1661
	CHSTAT(SELSE) = AVAIL	00001780	1728		1662

30.

INFORMATION PROCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING

•	INPUT CARD IMAGE	80	INPUT ALT INPUT	MEMBER Ref -NO
	RRLEASE: FACILITY = CU2804:	06210000	1729	1663
	SFT STATUS: FACILITY = CU2804,	00010000	1730	1664
	STATUS = AVAIL:	01810000	17.31	1665
	RRLEASE: FACILITY = AM:	00001820	1732	1666
	STT STATUS: FACILITY = AM.	06910000	1733	1667
	STATUS = AVAIL:	0 86 10 000	1734	1668
	GG TO 900	00001820	17.35	1669
U		09001900	1736	1670
v		00001870	1737	1671
U	***OK BILL HERF (T 15 AND 1 THINK IT WILL WORK***	000 C1 88 0	1738	1672
U		06910000	95.21	1673
832	833 IF(OVTYPE .NE. 4) GN TO 900	000010000	1740	1674
U	nveseg nevite type	01610000	1741	1675
Ų	CET THE TRANSFER RATE FROM THE SCFDLY APPAY	00001920	1742	1676
	[VTY? = \$CFCFF(CFDV+7)	0 66 10 000	1743	1677
	G2 T7 (910,812,414,816,818),1VTVP	0 \$610000	1744	1678
J	EUROP - PUT ASSUME THE TYPE IS INTEGED	05616000	1745	1679
U		09610000	1746	1680
U	INTEGED 13 SPECIFIED - ASSIGNMENT WILL CONVERT IT TO REAL	07616000	1747	1691
91.	81) TRATE = \$CFFFFFFFFF (CFDV+9)	0 96 10 000	1748	1682
	GC 10 823	06610000	1749	1683
J	PENL 15 SOFCIFIED	0002300	1750	1684
1 1	HI? CALL SERLI (TDATE, SCENEF (CFOV+9))	01020000	1751	1685
	GG TO 877	0202000	1752	1686
		ć		

INFORMATION PROCESSING SYSTEM SIMULATOR

STANDARD INPUT STREAM LISTING DATE ... 0H/28/79

:	INPUT CARD IMAGE		I NPUT SEQ-NO	ALT INPUT LEV SEG-NO	REFERENCE - NO
J	SYSPAR VALUE IS SPECIFIED	00000000	1753		1687
814	<pre>+ TPATE = SYSPAR(*CFDEF(CFDV+8))</pre>	00002040	1754		1688
	GC TO 820	000050000	1755		1689
Ų	PROCENURE REFERENCE IS SPECIFIED	00002000	1756		1690
816	5 CALL \$CFPR(\$CFDEF(CFDV+8))	00000000	1757		1691
	TRATF = SYSCOM(1)	00005080	1758		1692
	GD TO 829	00005000	1759		1693
U	GLOGAL PROCEDURE REFERENCE IS SPECIFIED	00130000	1760		1694
U	EPROP - GPRCC IS NOT IMPLEMENTED	00002110	1761		1695
818	818 TRATE = 10	00002120	1762		1696
Ų	TRATE IS ASSUMED TO DE SPECIFIED IN CHARACTERS PER SECOND	00002130	1763		1691
U	COMPUTE THE TIME REQUIRED TO TRANSFER PRECL CHARACTERS (BYTES)	00002140	1764		1698
U	IN MSEC TIME UNITS	00002150	1765		6691
92(820 TME = ("RECL/TRATE) # 1000	00002160	1766		1700
	QUEUE: FACILITY = AM:	00002170	1767		1701
	WAIT FACILITY: FACILITY = AM,	00002180	1768		1702
	STATUS = AVAIL;	00005190	1769		1703
	DEPART OUFUF: FACILITY = AM:	00005500	1770		1704
	SET STATUS: FACILITY = AM.	00002210	1771		1705
	STATUS = INUSE:	00002220	1772		1706
	SFIZE: FACILITY = AM:	00002230	1773		1707
U	HCLD THE AM FOR THE DURATION OF THE DATA TRANSFER	00005240	1774		1708
U	NOTE - THE 1955 DATA TRANSFER STATEMENT ISN'T SUITABLE FOR	00002250	1775		1709
U	UNIT RECORD OR UNSPEC TYPE DEVICES	00005260	1776		1710

INFOPMATION PROCESSING SYSTEM SIMULATOR STANDARD INPUT STREAM LISTING


INPUT CARD IMAGE	08	SEG-NO	ALT INPUT	MENBER REF-NO
PFUCFSS: TIME = TMF:	00002270	1777		1711
RELEASE: FACILITY = AM:	00002280	1778		1712
SET STATUS: FACILITY = AM, STATUS = AVAIL:	00002290	1779		1713
	00005300	1780		1714
C *** ALL DENE, SD RELEASE THIS SPRVICE AND SPLIT	00002310	1841		1715
	00002329	1782		1716
900 CCNTINUS	00002330	1783		1717
RR_FASE: FACILITY = CHPGM;	00002340	1784		1718
***********************************	00002350	1785		1719
END: FNOO SFRVICE:	00002360	1786		1720
	0 4 1 2 0 0 0 0	1787		
	00002389	1788		
	000 05 39 0	1789		
	0 1000000	1790		
	0000000	1621		
PROCESSUAT: NAME = PSUE,	0 6 0 0 0 0 0 0	1792		1721
TYPE - SURBOUTING.	0000000	1793		1722
PAPAWETER LIST = (RETCU, PETCS);	00000000	1794		1723
	00000000	1795		1724
OPECTOUNT PSET READS AND PROCESSES THEO TABLES	02000000	1796		1725
THE MOUT RECORDS REFINING SYSTEM AND USER FILES	00000000	1611		1726
	06000000	1798		1727
TATE GEO. OLANKA, (LKSZACHT(15)ADIMSFTANFOFLADIMFLADIMFULZ), FIYDFAFIETE	00000000	1799		1728
	0110000	0061		1729

APPENDIX C

SIDPERS JOBSTEPS P1A THROUGH P1G

PROCESSING CHARACTERISTICS

This appendix contains the basic system flow charts for SIDPERS programs PlA, PlB, PlC, and PlG (Figures C-1 through C-4 respectively). For each program, Table C-1 presents a brief file description, record length and blocking factor specifications, the type of storage media on which the file resides, and an indicator of file use (input to the program, output from the program, or both input and output).



X = A,B,C,E,F,G,H

Figure C-1. PlA File Identification




Figure C-2. PlB File Identification





Figure C-3. P1C File Identification



* X = A,B,C,E,F,G,I,J,K,M,N,Q,R

Figure C-4. PlG File Identification

Table C-1. File Characteristics for Programs P1A Through P1G

		Input/		Logical Record	Blocking
File Name	Media	Output	Description	Length	Factor
PlA					
COOAAC	Card/Tape	e I	Optional Input	80	1
B1AAAC	Tape	I	Input Stacker File	100	40
COAAAC	Tape	I	Transaction	80	1
Alaaac	Tape	0	Class-sched trans file	132	10
Elaaac	Таре	0	SIDPERS trans history	80	10
BIAAAC	Таре	0	Output Stacker file	100	40
Clcaac	Disk	1/0	Edit table file	506	2
XUJAAC (X=A,B,C, E,F,G,H)	Disk	I		80	1
P1B					
ALAAAC	Tape	Ţ	Class-sched trans	132	10
B1AAAC	Tape	1	Monthly	100	40
C1CAAC	Disk	1/0	Edit table file	506	2
A1BAAC	Tape	0	Sorted CS trans	132	10
В1АЛАС	Таре	0	SSF	100	40
SORTWK1-5	Disk	1/0	Sortwork File	132	12
P1C					
Albaac	Таре	I	Sorted CS trans	132	1.0
CICAAC	Disk	1/0	Edit table file	506	2
A1CAAC	Tape	0	Edited trans	286	8

Table C-1 Continued.

		Input/		Logical Record	Blocking
File Name	Media	Output	Description	Length	Factor
P1G					
Alcaac	Tape	I	Edited trans	286	8
R1GAAC	Tape	1/0	Recycle trans	286	8
ClCAAC	Disk	I/O	Edit table	506	2
SORTWK1-6	Disk	1/0			
*1GAAC	Disk	0	A	280	6
where * = A,E			В	285	8
F,G,I,J,K,M,N	1, Q, R		С	285	8
			E	285	8
			F	80	20
			G	125	25
			I	84	20
			J	90	25
			К	280	6
			M	80	20
			N	80	20
			Q	84	41
			R	286	8

APPENDIX D

EXAMPLES OF TAPS INPUT TABLES

This Appendix contains a complete listing of the Application File Table (Figure D-2) and System File Table (Figure D-3) for the first four jobsteps of SIDPERS. It also contains a partial listing of the Application Processing Table (Figure D-4), namely that portion which represents the first two jobsteps of SIDPERS (PIA and PIB). For the reader's convenience, in Figure D-1, we give an explanation of the headings for the Application and System File Tables.

Application File Table

FILE - a user given unique identifier for each application file

LRECL - Logical record length of application file

BLKSZ - Blocksize

#RECS - Number of logical records to be processed

System File Table

FILE - Same as above, to be used as a cross reference between the two file tables

VOLUME - Physical unit type (D for disk, T for tape, C for console) and unit number

LRECL - Logical record length from system's point of view

BLKSZ - Physical blocksize

#RECS - Number of records on file

%PE - Percentage of records on primary extent

#SE - Number of secondary extents

K/U - Placement known (K) or unknown (U)

TYPE - Primary extent (P), index extent (I), overflow (0), or VTOC (V), for disk files only

PLACEMENT - Actual placement of disk file, if known, given in low cylinder - low track address to high cylinder high track address

Figure D-1. Explanation of Headings in Figures D-2 and D-3

	→	TANACA - COUNAGO - TANACA CANDO TANACA - COUNAGO - TANACA CANDO TANACA	
ETABLE	COMMENT	INPUT E DUTPUT CUTPUT PIAAA CUTPUT PIBAA S O R T W O R K F L E S OUTPUT PICAA IN E OUTPUT FO OUTPUT PICAA IN E OUTPUT FO OUTPUT FO OUTPUT FO OUTPUT FO F L E S CONSOLE	
F 1 L	MRECS	00 00000000000000000000000000000000000	
	BLKSZ	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
	: LRECL	でしょうころう と こうこうろうようしょう こうこうこう しょく こうこうこう しょく こうこうこう しょく こうこうこう しょく こうこうこう しょく こうこうこう しょく こうしゅん ちゅう 自身	
	FILE	<i>で</i> 10カラムのエヤビス10 むりょうった たっと らり にっと らい こと しょう しゅう しゅう しょう しゅう しゅう しゅう しゅう しゅう しゅう しゅう しゅう しゅう しゅ	

Figure D-2. Application File Table for SIDPERS

	COMMENTS	COUAAC							ב י י		10 - OLO	Ų	EIAAAC		SC - 510P3	AIBAAC	- SRTWK	- SRTWK		YML 255	FILES- SRIWK			8	T .	CAA	8	3	8	1 GAA	1644	3	7445 7445 7445 7445	164	IGAAC	T - SRTW	1 58 7	SRIW	SRIM	FILES SRIEKS		PIAAAC - NEK	
	PE PLACEMENT	000	-99 0 -99	1-661 61-661	199-19 199-1	1-661 +1-661	1-661 61	100-17 100-1	100-11-00-1	153- 0 170-1	-0 0 -0	0	0-0		0 -0	-0 0 -0	1-0 20-1	1-0 20-1	51- 0 100-1	1-921 0 -821	1-901 0 -2				107-0 156-1	1-0 22-1	101-0 175-1	1-871 0 -86	193-0 193-	9-1-8	1-81 0 -6	1-2 0 -1	200	24- 0 24-1	19-0 23-1	1-0 20-1	1-95 0 -2	21-0010-15	128- 0 176-1	27- 0 106-1	1-00 0 -00	200	•
T A B L E	#SE KZU TY	00	¥	¥	¥	¥	× 3	۷ ×	ć x	· ·						>	¥	¥	¥:	¥ :	¥	۷ ع	د:		¥	¥	¥	۷ ي	(¥	¥	×:	K 7	. ¥	¥	¥	¥	¥	¥:	¥	¥ 1	L	-	
T	MRECS XPE	554 100	~	1 100	100	1001	-			87	111	-	171			49 1	00	00	-		2	•		50		_			-	_	- .		200	_	~	-	-	- ·	-			· -	:
2 4 S 4 E E	LRECL BLKS7	80								01	4		Φ,	40	10	<u> </u>	- 2	∵	. .	2.	-	V 6	20	10	1.5	9	2.0	70	91	E	96	· ·	9	-	34	₹	e Fi	n	7	9	ה	4	•
	FILE VOLUME I	1 1 2	٥	٥	٥	2	50	2 0	2 د	٥٥	-	-	- (2 د	c	-	۵	9	۵	ء د	200	2	•	·	2	o i	۵ <i>د</i>	n c)) }	0	- 	o		0	٥	2	2	0	۵ د	•) L	۰.	t

Figure D-3. System File Table for SIDPERS

```
I/O PROCESSING TABLE FOR APPLICATION I
           SIDPERS
       JORSTEP - PLANACA
         INPUT CNLY
           1 CARD/TAPE FILE
             - CODAAC
           I TAPE FILE
             - COAAAC
           7 DISK FILES
             - AUJAAC, BUJAAC, CUJAAC, EUJAAC, FUJAAC, GUJAAC, HUJAAC
         INPLT & OUTPUT
           1 TAPE FILE
             - BIAAAC
           I DISK FILE
             - CICAAC
          OUTPUT ONLY
            2 TAPE FILES
              - ALAAAC. ELAAAC
E XEC
         BEGIN PLANACA
           INPUT PROCESSING
                CODAAC - CARD/TAPE OPTIONAL CARD INPUT
 01 X S 100.
               COAAAC - INPUT TRANSACTIONS
 02 Y S 100.
                AUJAAC
* 03 A S 100.
                BUJAAC
```

Figure D-4. Application Processing Table for SIDPERS (Jobsteps P1A and P1B)

```
# 04 B 5 130.
               CUJAAC
• 05 C S 100 •
               EUJAAC
# 06 E S 100.
               FUJAAC
* I
# C7 F S 100.
               GUJAAC
* C8 G 3 100.
                HUJAAC
• 09 H S 100.
               CICAAC - EDIT TABLE FILE
                 (FOUR READS OF FILE DNLY - .44 TIMES 987 = 4)
  10 T I .44
               BIAAAC - STACKER FILE
  11 7 5 100.
            CPU PROCESSING
       COMPARE SELECT
          MESSAGE TO CONSCLE
  41 M 5 23.
           OUTPUT PROCESSING
                CICAAC - EDIT TABLE FILE - 2 WRITES
   10 U 1 .22
                ALAMAC - CLASS SCHED TRANS FILE
   12 X S 44.4
                 ELAAAC - SIDPERS TRANSACTION HISTORY
   13 X S 47.4
                 ALAAAC - CLASS SCHED TRANS FILE
```

Figure D-4 Continued.

```
12 Y 5 53.0
               FLAMAC - SIDPERS TRANSACTION HISTORY
 13 Y 5 56.5
               BLAAAC - STACKER FILE
 42 Z S 58.6
                ALAAAC - CLASS SCHED TRANS FILE
 12 2 5 2.49
               ELAAAC - SIDPERS TRANSACTION HISTORY
 13 7 5 2.65
                OPERATOR DELAY (RESPONSE TO CONSOLE. OR TAPE MOUNT)
 10000- 10000- 1-0
         END JOBSTEP PLANACA
EOP
      JOBSTEP - PIEAACS
        INPUT ONLY
          1 TAPE FILE
            - ALAAAC
          1 DISK FILE
            - CICAAC
          I TAPE FILE (MONTH END ONLY)
            - BIAAAC
        INPUT & DUTPUT
          1 TAPE FILE
            - BLAAAC
        OUTPUT ONLY
```

Figure D-4 Continued.

```
1 TAPE FILE
            - ALBAAC
        PIBAACS SORTS FILE ALAMAC & PUTS SORTED DUTPUT INTO ALBAAC.
        AT MONTH END IT ALSO SORTS BIAAAC.
E XEC
       BEGIN PIEAACS
                   BEGIN SORT PHASE
             CICAAC - EDIT TABLE FILE - 3 READS
 10 7 1 -304
             ALAAAC - CLASS SCHED TRANS FILE
 12 X S 35.3
      COMPARE SORT
 15 Y S 440.
            MESSAGE TO CONSOLE
 41 M S 13.
EOP
             ALAAAC - CLASS SCHED TRANS FILE
 12 X S 35.3
      COMPARE SORT
 16 Y S 440.
```

Figure D-4 Continued.

```
EOP
            ALAAAC - CLASS SCHED TRANS FILE
 12 X S 29.7
     COMPARE SORT
 17 Y 5 370.
                   END INITIAL SORT PHASE - NOW MERGE
 15 x 5 440.
 16 X S 440.
 17 x S 370.
  x MERGE
      ALBAAC - SORTED CLASS SCHED TRANS FILE
  14 X S 35.3
  14 X 5 35.3
  14 X S 29.7
                OPERATOR DELAY (RESPONSE TO CONSOLE. OR TAPE MOUNT)
  10000. 10000. 1.0
         END JOBSTEP PLBAACS
```

Figure D-4 Continued.

APPENDIX E

THE MODEL LIBRARY

What follows is a complete list of the currently existing members of the model library, followed by a brief discussion of those members which the User would have to be familiar with in order to run models.

\$GADRU - IPSS Get Address routine, modified for IAPS methodology

BUFMR - Buffer manager

CHPGM30 - Channel program for IBM 360/30 hardware

CHPGM47 - Channel program for Honeywell Model 47 hardware

HDWM30 - Hardware specifications for IBM 360/30, all variants

HDWM47 - Hardware specifications for Honeywell Model 47, all variants

M30A2 - Hardware configuration A2 (See Table 5-3)

M30A3 - Hardware configuration A3

M30A4 - Hardware configuration A4

M47B2 - Hardware configuration B2

RDGP - Reads Application Processing Table and prepare it for processing

RSUF - Reads System and Application File Tables, and set up Index Tables

SERVICES - Application program processing

SIDIOPT - SIDPERS Application Processing Table (for the first four jobsteps of SIDPERS)

SIDSFT - System File Table for SIDPERS

SIDSFTB2 - System File Table for SIDPERS for configuration B2

SIDSFT2T - System File Table for SIDPERS with 2 tape files (other tape files transferred to disk)

SIDVET - Application File Table for SIDPERS

SIDBOAL - Hardware configuration Al

SID47B1 - Hardware configuration B1

STORAGE - Generalized database description

The following members form the core of the IAPS methodology and would be in every model; thus they need not concern the User.

\$GADRU BUFMR RDGP RSUF SERVICES STORAGE

The next group of members define the hardware configuration and thus require a User choice. The brackets indicate that a choice of one and only one must be made.

> STD30A1 M30A2 M30A3 M30A4 STD47B1 M47B2

If one of the first four configurations is chosen, then hardware specifications will come from HWDM30 and CHPGM30; otherwise, HDWM47 and CHPGM47 will be used.

The second and final decision made by the User before submitting a run involves the workload, or loading. At present, there is only one Application Processing Table, SIDIOPT, which models the first four jobsteps of SIDPERS, and there is only one Application File Table, SIDUFT, which specifies the file characteristics of SIDPERS files from the Cobol programmer's point of view. However, there are 3 choices for System File Table, namely SIDSFT, SIDSFTB2, and SIDSFT2T. The first choice, SIDSFT, places all files on disk and tape units exactly as current Army practice, while the latter two offer slight variations on file placement to accommodate different hardware configurations.

In summary, to run models the User would have to make two choices, one on the hardware configuration desired and the other on the desired loading.

APPENDIX F

GUIDE TO PREPARING IAPS INPUT

This appendix contains detailed formatting information for the three input tables required to use the IAPS methodology. The three tables are the Application File Table, the System File Table, and the Application Processing Table. Examples of these tables for SIDPERS are in Appendix D.

Application File Table Format

The application file table is a description of each file from the application programmer's point of view.

Column	Code	Explanation
1-2	Any number from 01 to 50, no two identical	A unique file identifier
3	Blank	
4-7	Logical record length (in bytes)	
8	Blank	
9-14	Blocksize (in bytes)	
15	B1ank	
16-21	Number of logical records in file	
22-72	Modeler comments	

System File Table Format

The system file table is a description of each file from the hardware point of view.

Column	Code	Explanation
1-2	Any number from 01 to 50	The file identifier from the application file table.
	0	Any system file not directly referenced by a user's program
3	Blank	
4	T, D, or C	T - Tape D - Disk C - console
5	Blank	
6	Device unit number (01 to 50)	
7	Blank	
8-11	Logical record lengt	h
12	Blank	
13-18	Blocksize	
19	Blank	
20-25	Number of logical records in file	
26	Blank	
27-29	Percent of records in primary extent	
30	Blank	

System File Table Format (continued)

Column	Code	Explanation
31-32	Number of secondary extents	
33	B1ank	
34	K or U	K - known placement U - unknown placement
35	Blank	
36	I, P, O, V or Blank	<pre>I = index extent P = prime extent O = overflow extent V = VTOC Blank = prime extent (for tape files)</pre>
37	Blank	
38-40	Low cylinder address (LCA)	The pair LCA-LTA gives the beginning address of the file on disk
41	Blank	
42	Low track address (LTA)	
43	Blank	
44-46	High cylinder address (HCA)	The pair HCA-HTA gives the ending address of the extent allocated to the file
47	Blank	
48-49	High track address (HTA)	
50-72	Modeler comments	

Application Processing Table Format

The Application Processing Table describes the processing performed by application systems. This table allows the specification of I/O activities, CPU processing and delays. Table entries are easily grouped into identifiable packets of real world activities (job steps and jobs), and allow for user comments.

a) Comment cards may appear anywhere within the application processing input except between an I, O, or D processing specification card and its associated definition card.

Column	Code	Explanation									
1	*	Card is ignored by processor									
2-72	User comments										

b) Delimiter cards mark the beginning and end of processing and execution groups.

Column	Code	Explanation
1	Blank	
2-6	EXEC	Begin an execution group
2-5	EOP	End processing group
7–72	User comments	

c) Processing specification cards model the input, output, and processing activities within each processing group.

Column	Code	Explanation
1	Blank	
2	ì	Input file
		Zero or more occurences
		Must proceed all "P" and "O" cards within a processing group
	þ	Processing option
		One occurrence
		Must proceed all "0" cards within a processing group
	()	Output file
		Zero or more occurrences
		Must follow "P" card
	;)	Delay option
		No more than two occurrences
		Must be the first and/or the last processing specification card in a processing group
3-72	User comments	

d) An I/O definition card must follow each 1 or O specification card.

Column	Code	Explanation	
12	Blank		
3-4	Any integer from Ol to 99	Application	file number
5	Blank		

d) continued.

Column	Code	Explanation
6	Blank	Nonconcurrent activity
	Any non-blank alphanumeric character	Concurrent activity
7	Blank	
8	S	Sequential access
	R	Random access
	I	ISAM file
	v	VSAM file
9	Blank	
10-12	Any integer from 0 to 100	Percent of records processed
13-72	User Comments	

e) At least one P definition card must follow the P specification card.

Co1umn	Code	Explanation
1-2	Blank	
3	Blank	Processing not concurrent with any I/O
	Non-blank	Processing concurrent with associated I/O
4-9	Blank	
10-19	Any of the codes: SORT MERGE COMPUTE EDIT UPDATE SELECT REPORT USEREXIT	Defines processing activity (Each code must start in col 10)

e) (continued)

Column	Code	Explanation
2()=29 30=39		Coded as col 10-19
40-49		First blank field terminates card
50-59 60-69		

f) Exactly one D definition card must follow each D specification eard.

Column	Code	Explanation
1-2	Blank	
5-4	Any nonnegative decimal number	Estimated minimum delay (All 3 numbers should have a decimal point)
10	Blank	
11-17	Any nonnegative decimal number	Estimated maximum delay
18	Blank	
19-25	Any number between 0.0 and 1.0	Probability of a positive delay

APPENDIX G

GRASP ACCOUNTING DATA

The following is a partial listing of the measurement data provided by the GRASP accounting package. This list is included in this report to indicate the wide variety and usefulness of GRASP step accounting data to computer simulation projects.

Table G-1. GRASP Accounting Data

Partition	- identifies the partition in which the job executed
Time-on	- time of day the job began
Time-off	- time at which the job ended
Duration	- time the job occupied the partition
Non-MPS duration	 time the job would have run without interference
Interference dura	tion - time this job was interfered with by multiprogramming activity
CPU time	 time spent by this job executing CPU instructions
Operator duration	 time spent by this job in wait states of 3 seconds or longer
I/O wait time	 time spent waiting for data transfer to complete
Phase loads	 total fetches or loads performed by this job
Time waiting for	LTA - total time waiting for access to the transient area
Time using LTA	- total time the LTA was used by this job
Lines spooled	 number of print lines produced by this job
Cards spooled in	 number of input cards spooled for this job
Cards spooled out	 number of cards punched and spooled for this job
Start 1/0 counts	 the number of input or output requests issued for each symbolic logical unit used by this job
-	the control of the same and the control of the cont

Table G-1 Continued.

I/O device usage time	 the total "device busy" time accrued on each I/O device used by this job
SYSRES usage time	 time spent by the job reading or writing on the SYSRES device
CPU utilization	 total time the CPU was active for any partition/purpose during the execution of this job
Channel activity	- total time each channel was "active"
CPU channel overlap	- overlap between CPU and channel activity
Core used	- total size of the program as loaded into storage
ļ ·	